8|\(i|$ ti,am33xx +7Newflow AM335x NanoBonechosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000/ocp/can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300/ocp/spi@48030000/ocp/spi@481a0000cpus+cpu@0arm,cortex-a8cpucpuopp-tableoperating-points-v2-ti-cpu opp50-300000000 #~4(1Bopp100-275000000d* #r1Bopp100-300000000 #r1 Bopp100-500000000e #r1opp100-600000000#F #r1@opp120-600000000#F #O@1opp120-720000000*T #O@1oppturbo-720000000*T #9pP1oppturbo-800000000/ #9pP1oppnitro-1000000000; #7DL1pmu@4b000000arm,cortex-a8-pmuNKYdebugsssocti,omap-inframpu ti,omap3-mpuYmpucocp simple-bus+kYl3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ kD(wkup_m3@100000ti,am3352-wkup-m3@  rumemdmemYwkup_m3|am335x-pm-firmware.elf$prcm@200000ti,am3-prcmsimple-bus @+ k @clocks+clk_32768_ck fixed-clockclk_rc32k_ck fixed-clock}virt_19200000_ck fixed-clock$virt_24000000_ck fixed-clockn6 virt_25000000_ck fixed-clock}x@!virt_26000000_ck fixed-clock"tclkin_ck fixed-clockdpll_core_ck@490ti,am3-dpll-core-clock \h dpll_core_x2_ckti,am3-dpll-x2-clock  dpll_core_m4_ck@480ti,divider-clock dpll_core_m5_ck@484ti,divider-clock dpll_core_m6_ck@4d8ti,divider-clock dpll_mpu_ck@488ti,am3-dpll-clock  ,dpll_mpu_m2_ck@4a8ti,divider-clockdpll_ddr_ck@494ti,am3-dpll-no-gate-clock 4@ dpll_ddr_m2_ck@4a0ti,divider-clock  dpll_ddr_m2_div2_ckfixed-factor-clock dpll_disp_ck@498ti,am3-dpll-no-gate-clock HT dpll_disp_m2_ck@4a4ti,divider-clock dpll_per_ck@48c!ti,am3-dpll-no-gate-j-type-clock pdpll_per_m2_ck@4acti,divider-clockdpll_per_m2_div4_wkupdm_ckfixed-factor-clockdpll_per_m2_div4_ckfixed-factor-clockclk_24mhzfixed-factor-clockclkdiv32k_ckfixed-factor-clockl3_gclkfixed-factor-clockpruss_ocp_gclk@530 ti,mux-clock0mmu_fck@914ti,gate-clock timer1_fck@528 ti,mux-clock8(:timer2_fck@508 ti,mux-clock8;timer3_fck@50c ti,mux-clock8 timer4_fck@510 ti,mux-clock8timer5_fck@518 ti,mux-clock8timer6_fck@51c ti,mux-clock8timer7_fck@504 ti,mux-clock8usbotg_fck@47cti,gate-clock|dpll_core_m4_div2_ckfixed-factor-clockieee5000_fck@e4ti,gate-clockwdt1_fck@538 ti,mux-clock88l4_rtc_gclkfixed-factor-clockl4hs_gclkfixed-factor-clockl3s_gclkfixed-factor-clockl4fw_gclkfixed-factor-clockl4ls_gclkfixed-factor-clock#sysclk_div_ckfixed-factor-clockcpsw_125mhz_gclkfixed-factor-clockCcpsw_cpts_rft_clk@520 ti,mux-clock Dgpio0_dbclk_mux_ck@53c ti,mux-clock8<lcd_gclk@534 ti,mux-clock 4mmc_clkfixed-factor-clockgfx_fclk_clksel_ck@52c ti,mux-clock,gfx_fck_div_ck@52cti,divider-clock,sysclkout_pre_ck@700 ti,mux-clock clkout2_div_ck@700ti,divider-clockclkout2_ck@700ti,gate-clockclockdomainsl4_per_cm@0 ti,omap4-cm+ kclk@14 ti,clkctrl<l4_wkup_cm@400 ti,omap4-cm+ kclk@4 ti,clkctrlmpu_cm@600 ti,omap4-cm+ kclk@4 ti,clkctrll4_rtc_cm@800 ti,omap4-cm+ kclk@0 ti,clkctrlgfx_l3_cm@900 ti,omap4-cm + k clk@4 ti,clkctrll4_cefuse_cm@a00 ti,omap4-cm + k clk@20 ti,clkctrl scm@210000ti,am3-scmsimple-bus! + k! pinmux@800pinctrl-single8+ ,IdefaultWmisc_pinsa\gpmc_pinsa000 00000 0$0(0,0004080<0p0| Fi2c0_pinsa  3uart0_pinsap0t+uart1_pins ax|0,uart2_pins a7P)T .uart3_pins a6`)d 0uart4_pins a6h)l 1uart5_pinsa,D 2mmc1_pins@a000000776scm_conf@0sysconsimple-bus+ kclocks+sys_clkin_ck@40 ti,mux-clock !"@adc_tsc_fckfixed-factor-clockdcan0_fckfixed-factor-clock8dcan1_fckfixed-factor-clock9mcasp0_fckfixed-factor-clockmcasp1_fckfixed-factor-clocksmartreflex0_fckfixed-factor-clocksmartreflex1_fckfixed-factor-clocksha0_fckfixed-factor-clockaes0_fckfixed-factor-clockrng_fckfixed-factor-clockehrpwm0_tbclk@44e10664ti,gate-clock#d@ehrpwm1_tbclk@44e10664ti,gate-clock#dAehrpwm2_tbclk@44e10664ti,gate-clock#dBwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc$$NNu$~%&dma-router@f90ti,am335x-edma-crossbar@ '4clockdomainsinterrupt-controller@48200000ti,am33xx-intcH edma@49000000ti,edma3-tpccYtpccI redma3_cc N 'edma3_ccintedma3_mperredma3_ccerrint@()*'tptc@49800000ti,edma3-tptcYtptc0INpedma3_tcerrint(tptc@49900000ti,edma3-tptcYtptc1INqedma3_tcerrint)tptc@49a00000ti,edma3-tptcYtptc2INredma3_tcerrint*gpio@44e07000ti,omap4-gpioYgpio1DpN`-gpio@4804c000ti,omap4-gpioYgpio2HNbGgpio@481ac000ti,omap4-gpioYgpio3HN /gpio@481ae000ti,omap4-gpioYgpio4HN>7serial@44e09000ti,am3352-uartti,omap3-uartYuart1lD NHokay#''(txrxIdefaultW+serial@48022000ti,am3352-uartti,omap3-uartYuart2lH NIokay#''(txrxIdefaultW, 2- ;Qdtserial@48024000ti,am3352-uartti,omap3-uartYuart3lH@ NJokay#''(txrxIdefaultW. 2/;dtserial@481a6000ti,am3352-uartti,omap3-uartYuart4lH` N,okayIdefaultW0serial@481a8000ti,am3352-uartti,omap3-uartYuart5lH N-okayIdefaultW1serial@481aa000ti,am3352-uartti,omap3-uartYuart6lH N.okayIdefaultW2i2c@44e0b000 ti,omap4-i2c+Yi2c1DNFokayIdefaultW3gpio@20microchip,mcp23017 tps@24$ ti,tps65217chargerti,tps65217-chargerNUSBAC disabledpwrbuttonti,tps65217-pwrbuttonN disabledregulators+regulator@0dcdc1 regulator@1dcdc2vdd_mpu 8e regulator@2dcdc3 vdd_core 8e regulator@3ldo1regulator@4ldo20rX4Vpregulator@5ldo3regulator@6ldo40rX4Vp5eeprom@53microchip,24c02atmel,24c02Srtc@68dallas,ds1307hi2c@4802a000 ti,omap4-i2c+Yi2c2HNG disabledi2c@4819c000 ti,omap4-i2c+Yi2c3HN disabledmmc@48060000ti,omap4-hsmmcYmmc1%< #44(txrxN@HokayY5IdefaultW6e o7 x7mmc@481d8000ti,omap4-hsmmcYmmc2%#''(txrxNH disabledmmc@47810000ti,omap4-hsmmcYmmc3%NG disabledspinlock@480ca000ti,omap4-hwspinlockH  Yspinlockwdt@44e35000 ti,omap3-wdt Ywd_timer2DPN[can@481cc000ti,am3352-d_canYd_can0H 8fck DN4 disabledcan@481d0000ti,am3352-d_canYd_can1H 9fck DN7 disabledmailbox@480c8000ti,omap4-mailboxH NMYmailbox%wkup_m3  &timer@44e31000ti,am335x-timer-1msDNCYtimer1:fcktimer@48040000ti,am335x-timerHNDYtimer2;fcktimer@48042000ti,am335x-timerH NEYtimer3timer@48044000ti,am335x-timerH@N\Ytimer4timer@48046000ti,am335x-timerH`N]Ytimer5timer@48048000ti,am335x-timerHN^Ytimer6timer@4804a000ti,am335x-timerHN_Ytimer7rtc@44e3e000ti,am3352-rtcti,da830-rtcDNKLYrtc 8int-clkspi@48030000ti,omap4-mcspi+HNAYspi00#''''(tx0rx0tx1rx1 disabledspi@481a0000ti,omap4-mcspi+HN}Yspi10#'*'+','-(tx0rx0tx1rx1 disabledusb@47400000ti,am33xx-usbG@k+ Yusb_otg_hs disabledcontrol@44e10620ti,am335x-usb-ctrl-moduleD DHrphy_ctrlwakeup disabled<usb-phy@47401300ti,am335x-usb-phyG@rphy disabled!<-=usb@47401000ti,musb-am33xx disabledG@G@ rmccontrolNmc8otg@Ra q~=h#>>>>>>>>>> > > > > >>>>>>>>>>> > > > > >(rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@rphy disabled!<-?usb@47401800ti,musb-am33xx disabledG@G@ rmccontrolNmc8otg@Ra q~?h#>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>(rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#rgluecontrollerschedulerqueuemgrNglue disabled>epwmss@48300000ti,am33xx-pwmssH0Yepwmss0+ disabled$kH0H0H0H0H0H0ecap@48300100ti,am3352-ecapti,am33xx-ecapH0#fckNecap0 disabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0@# tbclkfck disabledepwmss@48302000ti,am33xx-pwmssH0 Yepwmss1+ disabled$kH0!H0!H0!H0!H0"H0"ecap@48302100ti,am3352-ecapti,am33xx-ecapH0!#fckN/ecap1 disabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0"A# tbclkfck disabledepwmss@48304000ti,am33xx-pwmssH0@Yepwmss2+ disabled$kH0AH0AH0AH0AH0BH0Becap@48304100ti,am3352-ecapti,am33xx-ecapH0A#fckN=ecap2 disabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwmH0BB# tbclkfck disabledethernet@4a100000ti,am335x-cpswti,cpswYcpgmac0CD fckcpts  JJ+N()*+k okaymdio@4a101000ti,cpsw-mdioti,davinci_mdio+ Ydavinci_mdioB@JokayEslave@4a100200%1E8miiAslave@4a100300%1E8miiAcpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP rgmii-selocmcram@40300000 mmio-sram@0 k@0+pm-sram-code@0ti,sramTpm-sram-data@1000ti,sramaelm@48080000ti,am3352-elmH NYelmokaylcdc@4830e000ti,am33xx-tilcdcH0N$Ylcdc disabledtscadc@44e0d000ti,am3359-tscadcDNYadc_tsc disabled#'5'9 (fifo0fifo1tscti,am3359-tscadcfti,am3359-adcemif@4c000000ti,emif-am3352LYemifNefxgpmc@50000000ti,am3352-gpmcYgpmcP Nd #'4(rxtx+okayIdefaultWF knor@0,0  cfi-flashspansion,s29gl010p11t# 2EX(fu( F)P+partition@0;boot partition@1;env1 partition@2;env2partition@3;kernel@partition@4;rootfsPpartition@5;userpartition@6;datafram@1,0 # 2EXfu A )sham@53100000ti,omap4-shamYshamSNm #'$(rxaes@53500000 ti,omap4-aesYaesSPNg#''(txrxmcasp@48038000ti,am33xx-mcasp-audioYmcasp0H F@rmpudatNPQtxrx disabled#'' (txrxmcasp@4803c000ti,am33xx-mcasp-audioYmcasp1H F@@rmpudatNRStxrx disabled#' ' (txrxrng@48310000 ti,omap4-rngYrngH1 Nomemory@80000000memoryȀleds gpio-ledsled0;nanobone:green:usr1 rG[off compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d-can0d-can1usb0usb1phy0phy1ethernet0ethernet1spi0spi1device_typeregoperating-points-v2clocksclock-namesclock-latencycpu0-supplysysconphandleopp-hzopp-microvoltopp-supported-hwopp-suspendinterruptsti,hwmodspm-sramrangesreg-namesti,pm-firmware#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsstatusdmasdma-namesrts-gpiors485-rts-active-highrs485-rx-during-txrs485-rts-delaylinux,rs485-enabled-at-boot-timeregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onregulator-namepagesizeti,dual-voltti,needs-special-resetti,needs-special-hs-handlingvmmc-supplybus-widthcd-gpioswp-gpios#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,spi-num-csti,ctrl_mod#phy-cellsdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftdual_emacbus_freqmac-addressphy_idphy-modedual_emac_res_vlanprotect-execpool#io-channel-cellsti,no-idleti,no-idle-on-initgpmc,num-csgpmc,num-waitpinslinux,mtd-namebank-widthgpmc,mux-add-datagpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nslabelgpmc,cycle2cycle-diffcsendefault-state