u8n,(m4isee,am335x-base0033isee,am335x-igep0033ti,am33xx&$7IGEP COM AM335x on AQUILA Expansionchosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/d_can@481cc000/ocp/d_can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300memorymemorycpuscpu@0arm,cortex-a8cpu  '( *28*cpupmuarm,cortex-a8-pmusocti,omap-inframpu ti,omap3-mpumpupinmux@44e10800pinctrl-singleD8' Epinmux_i2c0_pinsb00v&|&pinmux_nandflash_pinsxb000 00000p0t7|v0|0pinmux_uart0_pinsbp0tv%|%pinmux_leds_pinsb\v2|2pinmux_nxp_hdmi_pinsb v5|5pinmux_nxp_hdmi_off_pinsb v6|6pinmux_leds_base_pinsbTv7|7ocp simple-busl3_mainprcm@44e00000 ti,am3-prcmD@clocksclk_32768_ck fixed-clockv|clk_rc32k_ck fixed-clock}v|virt_19200000_ck fixed-clock$v | virt_24000000_ck fixed-clockn6v!|!virt_25000000_ck fixed-clock}x@v"|"virt_26000000_ck fixed-clockv#|#tclkin_ck fixed-clockv|dpll_core_ckti,am3-dpll-core-clock \hv|dpll_core_x2_ckti,am3-dpll-x2-clockv|dpll_core_m4_ckti,divider-clockv|dpll_core_m5_ckti,divider-clockv|dpll_core_m6_ckti,divider-clockdpll_mpu_ckti,am3-dpll-clock  ,v|dpll_mpu_m2_ckti,divider-clockdpll_ddr_ckti,am3-dpll-no-gate-clock 4@v|dpll_ddr_m2_ckti,divider-clockv|dpll_ddr_m2_div2_ckfixed-factor-clockdpll_disp_ckti,am3-dpll-no-gate-clock HTv | dpll_disp_m2_ckti,divider-clock v|dpll_per_ck!ti,am3-dpll-no-gate-j-type-clock pv | dpll_per_m2_ckti,divider-clock v | dpll_per_m2_div4_wkupdm_ckfixed-factor-clock dpll_per_m2_div4_ckfixed-factor-clock cefuse_fckti,gate-clock clk_24mhzfixed-factor-clock v | clkdiv32k_ckfixed-factor-clock v | clkdiv32k_ickti,gate-clock Lv|l3_gclkfixed-factor-clockv|pruss_ocp_gclk ti,mux-clock0mmu_fckti,gate-clock timer1_fck ti,mux-clock(timer2_fck ti,mux-clock timer3_fck ti,mux-clock  timer4_fck ti,mux-clock timer5_fck ti,mux-clock timer6_fck ti,mux-clock timer7_fck ti,mux-clock usbotg_fckti,gate-clock |dpll_core_m4_div2_ckfixed-factor-clockv|ieee5000_fckti,gate-clockwdt1_fck ti,mux-clock8l4_rtc_gclkfixed-factor-clockl4hs_gclkfixed-factor-clockl3s_gclkfixed-factor-clockl4fw_gclkfixed-factor-clockl4ls_gclkfixed-factor-clockv$|$sysclk_div_ckfixed-factor-clockcpsw_125mhz_gclkfixed-factor-clockv-|-cpsw_cpts_rft_clk ti,mux-clock v.|.gpio0_dbclk_mux_ck ti,mux-clock <v|gpio0_dbclkti,gate-clockgpio1_dbclkti,gate-clockgpio2_dbclkti,gate-clockgpio3_dbclkti,gate-clocklcd_gclk ti,mux-clock  4v|mmc_clkfixed-factor-clock gfx_fclk_clksel_ck ti,mux-clock ,v|gfx_fck_div_ckti,divider-clock,sysclkout_pre_ck ti,mux-clock v|clkout2_div_ckti,divider-clockv|dbg_sysclk_ckti,gate-clockv|dbg_clka_ckti,gate-clockv|stm_pmd_clock_mux_ck ti,mux-clockv|trace_pmd_clk_mux_ck ti,mux-clockv|stm_clk_div_ckti,divider-clock@trace_clk_div_ckti,divider-clock@clkout2_ckti,gate-clockclockdomainsclk_24mhz_clkdmti,clockdomainscrm@44e10000 ti,am3-scrmD clockssys_clkin_ck ti,mux-clock !"#@v|adc_tsc_fckfixed-factor-clockdcan0_fckfixed-factor-clockdcan1_fckfixed-factor-clockmcasp0_fckfixed-factor-clockmcasp1_fckfixed-factor-clocksmartreflex0_fckfixed-factor-clocksmartreflex1_fckfixed-factor-clocksha0_fckfixed-factor-clockaes0_fckfixed-factor-clockrng_fckfixed-factor-clockehrpwm0_tbclk@44e10664ti,gate-clock$dehrpwm1_tbclk@44e10664ti,gate-clock$dehrpwm2_tbclk@44e10664ti,gate-clock$dclockdomainsinterrupt-controller@48200000ti,omap2-intc*;H v|edma@49000000 ti,edma3tpcctptc0tptc1tptc2ID@  Hv(|(gpio@44e07000ti,omap4-gpiogpio1Sc*Dp`gpio@4804c000ti,omap4-gpiogpio2Sc*Hbv3|3gpio@481ac000ti,omap4-gpiogpio3Sc*H v8|8gpio@481ae000ti,omap4-gpiogpio4Sc*H>serial@44e09000ti,omap3-uartuart1lD Hookayvdefault%serial@48022000ti,omap3-uartuart2lH I odisabledserial@48024000ti,omap3-uartuart3lH@ J odisabledserial@481a6000ti,omap3-uartuart4lH` , odisabledserial@481a8000ti,omap3-uartuart5lH - odisabledserial@481aa000ti,omap3-uartuart6lH . odisabledi2c@44e0b000 ti,omap4-i2ci2c1DFookayvdefault&v4|4tps@2d- ti,tps65910''''''''regulatorsregulator@0vrtcregulator@1vioregulator@2vdd1vdd_mpu' t?Wv|regulator@3vdd2 vdd_core' t?0Wregulator@4vdd3regulator@5vdig1regulator@6vdig2regulator@7vpllregulator@8vdacregulator@9 vaux1regulator@10 vaux2regulator@11 vaux33regulator@12 vmmcregulator@13 vbbeeprom@50 at,24c256Pi2c@4802a000 ti,omap4-i2ci2c2HG odisabledi2c@4819c000 ti,omap4-i2ci2c3H odisabledmmc@48060000ti,omap4-hsmmcmmc1iv((txrx@&Hookay'mmc@481d8000ti,omap4-hsmmcmmc2v((txrx&H odisabledmmc@47810000ti,omap4-hsmmcmmc3v&G odisabledspinlock@480ca000ti,omap4-hwspinlockH  spinlockwdt@44e35000 ti,omap3-wdt wd_timer2DP[d_can@481cc000 bosch,d_cand_can0H DD4 odisabledd_can@481d0000 bosch,d_cand_can1H DD7 odisabledtimer@44e31000ti,am335x-timer-1msDCtimer1timer@48040000ti,am335x-timerHDtimer2timer@48042000ti,am335x-timerH Etimer3timer@48044000ti,am335x-timerH@\timer4timer@48046000ti,am335x-timerH`]timer5timer@48048000ti,am335x-timerH^timer6timer@4804a000ti,am335x-timerH_timer7rtc@44e3e000 ti,da830-rtcDKLrtcspi@48030000ti,omap4-mcspiHAspi0 ((((tx0rx0tx1rx1 odisabledspi@481a0000ti,omap4-mcspiH}spi1 (*(+(,(-tx0rx0tx1rx1 odisabledusb@47400000ti,am33xx-usbG@ usb_otg_hsookaycontrol@44e10620ti,am335x-usb-ctrl-moduleD DHphy_ctrlwakeupookayv)|)usb-phy@47401300ti,am335x-usb-phyG@phyookay)v*|*usb@47401000ti,musb-am33xxookayG@G@ mccontrolmc-otg5GV fs*h++++++++++ + + + + +++++++++++ + + + + +rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@phyookay)v,|,usb@47401800ti,musb-am33xxookayG@G@ mccontrolmc-host5GV fs,h++++++++++++++++++++++++++++++rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#gluecontrollerschedulerqueuemgrglueHxookayv+|+epwmss@48300000ti,am33xx-pwmssH0epwmss0 odisabled$H0H0H0H0H0H0ecap@48300100ti,am33xx-ecapH0ecap0ecap0 odisabledehrpwm@48300200ti,am33xx-ehrpwmH0ehrpwm0 odisabledepwmss@48302000ti,am33xx-pwmssH0 epwmss1 odisabled$H0!H0!H0!H0!H0"H0"ecap@48302100ti,am33xx-ecapH0!/ecap1ecap1 odisabledehrpwm@48302200ti,am33xx-ehrpwmH0"ehrpwm1 odisabledepwmss@48304000ti,am33xx-pwmssH0@epwmss2 odisabled$H0AH0AH0AH0AH0BH0Becap@48304100ti,am33xx-ecapH0A=ecap2ecap2 odisabledehrpwm@48304200ti,am33xx-ehrpwmH0Behrpwm2 odisabledethernet@4a100000ti,cpswcpgmac0-. fckcpts @  JJ&()*+ookaymdio@4a101000ti,davinci_mdio davinci_mdioB@Jookayv/|/slave@4a100200#//6rmiislave@4a100300#//6rmiicpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP gmii-sel?ocmcram@40300000ti,am3352-ocmcram@0ocmcramwkup_m3@44d00000ti,am3353-wkup-m3D@D wkup_m3Nelm@48080000ti,am3352-elmH elmookayv1|1lcdc@4830e000ti,am33xx-tilcdcH0&$lcdcookaytscadc@44e0d000ti,am3359-tscadcD&adc_tsc odisabledtscti,am3359-tscadcbti,am3359-adcgpmc@50000000ti,am3352-gpmcgpmctP dookayvdefault0nand@0,0 bch8,,(";,N\(ky6@RRtruetrue&>(Ph1partition@0oSPLpartition@1oU-bootpartition@2 oU-Boot Env&partition@3oKernel(Ppartition@4 oFile Systemxsham@53100000ti,omap4-shamshamSm($rxaes@53500000 ti,omap4-aesaesSPg((txrxmcasp@48038000ti,am33xx-mcasp-audiomcasp0H F@mpudatPQtxrx odisabled(( txrxmcasp@4803C000ti,am33xx-mcasp-audiomcasp1H F@@mpudatRStxrx odisabled( ( txrxrng@48310000 ti,omap4-rngrngH1 oledsvdefault2 gpio-ledsled@0ocom:green:user u3{onfixedregulator@0regulator-fixedvmmc'2Z?2ZWv'|'hdmiti,tilcdc,slave4 vdefaultoff56ookayleds_basevdefault7 gpio-ledsled@0obase:red:user u3{offled@1obase:green:user u8{off #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d_can0d_can1usb0usb1phy0phy1ethernet0ethernet1device_typeregoperating-pointsvoltage-toleranceclocksclock-namesclock-latencycpu0-supplyinterruptsti,hwmodspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandleranges#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shiftti,index-power-of-twointerrupt-controller#interrupt-cellsti,intc-size#dma-cellsgpio-controller#gpio-cellsstatuspinctrl-namespinctrl-0vcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvccio-supplyregulator-compatibleregulator-always-onregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onti,dual-voltti,needs-special-resetti,needs-special-hs-handlingdmasdma-namesvmmc-supplybus-width#hwlock-cellsti,timer-alwonti,timer-pwmti,spi-num-csreg-namesti,ctrl_modinterrupt-namesdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizeno_bd_ramrx_descsmac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftbus_freqmac-addressphy_idphy-modermii-clock-extti,no-reset-on-init#io-channel-cellsti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wait-on-readgpmc,wait-on-writegpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wait-monitoring-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nselm_idlabelgpiosdefault-statei2cpinctrl-1