8@(4samsung,smdk5410samsung,exynos5410samsung,exynos5&+7Samsung SMDK5410 board based on EXYNOS5410chosen=console=ttySAC2,115200aliasesmemoryFmemoryR@cpuscpu@0Fcpuarm,cortex-a15Rcpu@1Fcpuarm,cortex-a15Rcpu@2Fcpuarm,cortex-a15Rcpu@3Fcpuarm,cortex-a15Rsoc simple-busVinterrupt-controller@10440000samsung,exynos4210-combiner]n RD interrupt-controller@10481000%arm,cortex-a15-gicarm,cortex-a9-gic]n RHH H@ H`   chipid@10000000samsung,exynos4210-chipidRmct@101C0000samsung,exynos4210-mctR &0  ; fin_pllmctinterrupt-map]xyz{   sysram@02020000 mmio-sramR@ V@smp-sysram@0samsung,exynos4210-sysramRsmp-sysram@53000samsung,exynos4210-sysram-nsR0clock-controller@10010000samsung,exynos5410-clockRmmc@12200000samsung,exynos5250-dw-mshcR  K_biuciuokay )A\slot@0Rwmmc@12210000samsung,exynos5250-dw-mshcR! L`biuciu disabledmmc@12220000samsung,exynos5250-dw-mshcR" Mabiuciuokay)A\slot@0Rwserial@12C00000samsung,exynos4210-uartR 3uartclk_uart_baud0okayserial@12C10000samsung,exynos4210-uartR 4uartclk_uart_baud0okayserial@12C20000samsung,exynos4210-uartR 5uartclk_uart_baud0okayxxti fixed-clockn6fin_pllfirmware@02037000samsung,secure-firmwareRp #address-cells#size-cellscompatibleinterrupt-parentmodelbootargsdevice_typeregranges#interrupt-cellsinterrupt-controllersamsung,combiner-nrinterruptslinux,phandleclocksclock-namesinterrupt-map#clock-cellsfifo-depthstatusnum-slotssupports-highspeedbroken-cdcard-detect-delaysamsung,dw-mshc-ciu-divsamsung,dw-mshc-sdr-timingsamsung,dw-mshc-ddr-timingbus-widthdisable-wpclock-frequencyclock-output-names