V8 (6-compulab,omap3-cm-t3530ti,omap34xxti,omap3&7CompuLab CM-T3530chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000memorydmemorypcpuscpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-busph l3_mainaes@480c5000 ti,omap3-aesaespH PPprm@48306000 ti,omap3-prmpH0`@clocksvirt_16_8m_ck fixed-clockY  osc_sys_ck ti,mux-clockt p @  sys_ckti,divider-clockt ppsys_clkout1ti,gate-clockt p pdpll3_x2_ckfixed-factor-clockt (3dpll3_m2x2_ckfixed-factor-clockt (3dpll4_x2_ckfixed-factor-clockt (3corex2_fckfixed-factor-clockt(3wkup_l4_ickfixed-factor-clockt(3AAcorex2_d3_fckfixed-factor-clockt(3xxcorex2_d5_fckfixed-factor-clockt(3yyclockdomainscm@48004000 ti,omap3-cmpH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock11virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ckti,omap3-dpll-per-clocktp D 0  dpll4_m2_ckti,divider-clockt ?p Hdpll4_m2x2_mul_ckfixed-factor-clockt(3dpll4_m2x2_ckti,gate-clocktp =omap_96m_alwon_fckfixed-factor-clockt(3dpll3_ckti,omap3-dpll-core-clocktp @ 0  dpll3_m3_ckti,divider-clockt p@dpll3_m3x2_mul_ckfixed-factor-clockt(3dpll3_m3x2_ckti,gate-clockt p =emu_core_alwon_ckfixed-factor-clockt(3UUsys_altclk fixed-clockmcbsp_clks fixed-clock88dpll3_m2_ckti,divider-clockt p @  core_ckfixed-factor-clockt (3dpll1_fckti,divider-clocktp @dpll1_ckti,omap3-dpll-clocktp  $ @ 4dpll1_x2_ckfixed-factor-clockt(3dpll1_x2m2_ckti,divider-clocktp D--cm_96m_fckfixed-factor-clockt(3omap_96m_fck ti,mux-clocktp @66dpll4_m3_ckti,divider-clockt  p@dpll4_m3x2_mul_ckfixed-factor-clockt(3dpll4_m3x2_ckti,gate-clocktp =omap_54m_fck ti,mux-clocktp @))cm_96m_d2_fckfixed-factor-clockt(3  omap_48m_fck ti,mux-clockt p @!!omap_12m_fckfixed-factor-clockt!(3::dpll4_m4_ckti,divider-clockt  p@""dpll4_m4x2_mul_ckti,fixed-factor-clockt"San##dpll4_m4x2_ckti,gate-clockt#p =n||dpll4_m5_ckti,divider-clockt ?p@$$dpll4_m5x2_mul_ckti,fixed-factor-clockt$San%%dpll4_m5x2_ckti,gate-clockt%p =]]dpll4_m6_ckti,divider-clockt ?p@&&dpll4_m6x2_mul_ckfixed-factor-clockt&(3''dpll4_m6x2_ckti,gate-clockt'p =((emu_per_alwon_ckfixed-factor-clockt((3VVclkout2_src_gate_ck ti,composite-no-wait-gate-clocktp p**clkout2_src_mux_ckti,composite-mux-clockt)p p++clkout2_src_ckti,composite-clockt*+,,sys_clkout2ti,divider-clockt,@p pmpu_ckfixed-factor-clockt-(3..arm_fckti,divider-clockt.p $emu_mpu_alwon_ckfixed-factor-clockt.(3WWl3_ickti,divider-clocktp @//l4_ickti,divider-clockt/p @00rm_ickti,divider-clockt0p @gpt10_gate_fckti,composite-gate-clockt p 22gpt10_mux_fckti,composite-mux-clockt1p @33gpt10_fckti,composite-clockt23gpt11_gate_fckti,composite-gate-clockt p 44gpt11_mux_fckti,composite-mux-clockt1p @55gpt11_fckti,composite-clockt45core_96m_fckfixed-factor-clockt6(377mmchs2_fckti,wait-gate-clockt7p mmchs1_fckti,wait-gate-clockt7p i2c3_fckti,wait-gate-clockt7p i2c2_fckti,wait-gate-clockt7p i2c1_fckti,wait-gate-clockt7p mcbsp5_gate_fckti,composite-gate-clockt8 p mcbsp1_gate_fckti,composite-gate-clockt8 p core_48m_fckfixed-factor-clockt!(399mcspi4_fckti,wait-gate-clockt9p mcspi3_fckti,wait-gate-clockt9p mcspi2_fckti,wait-gate-clockt9p mcspi1_fckti,wait-gate-clockt9p uart2_fckti,wait-gate-clockt9p uart1_fckti,wait-gate-clockt9p  core_12m_fckfixed-factor-clockt:(3;;hdq_fckti,wait-gate-clockt;p core_l3_ickfixed-factor-clockt/(3<<sdrc_ickti,wait-gate-clockt<p }}gpmc_fckfixed-factor-clockt<(3core_l4_ickfixed-factor-clockt0(3==mmchs2_ickti,omap3-interface-clockt=p mmchs1_ickti,omap3-interface-clockt=p hdq_ickti,omap3-interface-clockt=p mcspi4_ickti,omap3-interface-clockt=p mcspi3_ickti,omap3-interface-clockt=p mcspi2_ickti,omap3-interface-clockt=p mcspi1_ickti,omap3-interface-clockt=p i2c3_ickti,omap3-interface-clockt=p i2c2_ickti,omap3-interface-clockt=p i2c1_ickti,omap3-interface-clockt=p uart2_ickti,omap3-interface-clockt=p uart1_ickti,omap3-interface-clockt=p  gpt11_ickti,omap3-interface-clockt=p  gpt10_ickti,omap3-interface-clockt=p  mcbsp5_ickti,omap3-interface-clockt=p  mcbsp1_ickti,omap3-interface-clockt=p  omapctrl_ickti,omap3-interface-clockt=p dss_tv_fckti,gate-clockt)pdss_96m_fckti,gate-clockt6pdss2_alwon_fckti,gate-clocktpdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clocktp >>gpt1_mux_fckti,composite-mux-clockt1p @??gpt1_fckti,composite-clockt>?aes2_ickti,omap3-interface-clockt=p wkup_32k_fckfixed-factor-clockt1(3@@gpio1_dbckti,gate-clockt@p sha12_ickti,omap3-interface-clockt=p wdt2_fckti,wait-gate-clockt@p wdt2_ickti,omap3-interface-clocktAp wdt1_ickti,omap3-interface-clocktAp gpio1_ickti,omap3-interface-clocktAp omap_32ksync_ickti,omap3-interface-clocktAp gpt12_ickti,omap3-interface-clocktAp gpt1_ickti,omap3-interface-clocktAp per_96m_fckfixed-factor-clockt(3per_48m_fckfixed-factor-clockt!(3BBuart3_fckti,wait-gate-clocktBp gpt2_gate_fckti,composite-gate-clocktpCCgpt2_mux_fckti,composite-mux-clockt1p@DDgpt2_fckti,composite-clocktCDgpt3_gate_fckti,composite-gate-clocktpEEgpt3_mux_fckti,composite-mux-clockt1p@FFgpt3_fckti,composite-clocktEFgpt4_gate_fckti,composite-gate-clocktpGGgpt4_mux_fckti,composite-mux-clockt1p@HHgpt4_fckti,composite-clocktGHgpt5_gate_fckti,composite-gate-clocktpIIgpt5_mux_fckti,composite-mux-clockt1p@JJgpt5_fckti,composite-clocktIJgpt6_gate_fckti,composite-gate-clocktpKKgpt6_mux_fckti,composite-mux-clockt1p@LLgpt6_fckti,composite-clocktKLgpt7_gate_fckti,composite-gate-clocktpMMgpt7_mux_fckti,composite-mux-clockt1p@NNgpt7_fckti,composite-clocktMNgpt8_gate_fckti,composite-gate-clockt pOOgpt8_mux_fckti,composite-mux-clockt1p@PPgpt8_fckti,composite-clocktOPgpt9_gate_fckti,composite-gate-clockt pQQgpt9_mux_fckti,composite-mux-clockt1p@RRgpt9_fckti,composite-clocktQRper_32k_alwon_fckfixed-factor-clockt1(3SSgpio6_dbckti,gate-clocktSpgpio5_dbckti,gate-clocktSpgpio4_dbckti,gate-clocktSpgpio3_dbckti,gate-clocktSpgpio2_dbckti,gate-clocktSp wdt3_fckti,wait-gate-clocktSp per_l4_ickfixed-factor-clockt0(3TTgpio6_ickti,omap3-interface-clocktTpgpio5_ickti,omap3-interface-clocktTpgpio4_ickti,omap3-interface-clocktTpgpio3_ickti,omap3-interface-clocktTpgpio2_ickti,omap3-interface-clocktTp wdt3_ickti,omap3-interface-clocktTp uart3_ickti,omap3-interface-clocktTp uart4_ickti,omap3-interface-clocktTpgpt9_ickti,omap3-interface-clocktTp gpt8_ickti,omap3-interface-clocktTp gpt7_ickti,omap3-interface-clocktTpgpt6_ickti,omap3-interface-clocktTpgpt5_ickti,omap3-interface-clocktTpgpt4_ickti,omap3-interface-clocktTpgpt3_ickti,omap3-interface-clocktTpgpt2_ickti,omap3-interface-clocktTpmcbsp2_ickti,omap3-interface-clocktTpmcbsp3_ickti,omap3-interface-clocktTpmcbsp4_ickti,omap3-interface-clocktTpmcbsp2_gate_fckti,composite-gate-clockt8pmcbsp3_gate_fckti,composite-gate-clockt8pmcbsp4_gate_fckti,composite-gate-clockt8pemu_src_mux_ck ti,mux-clocktUVWp@XXemu_src_ckti,clkdm-gate-clocktXYYpclk_fckti,divider-clocktYp@pclkx2_fckti,divider-clocktYp@atclk_fckti,divider-clocktYp@traceclk_src_fck ti,mux-clocktUVWp@ZZtraceclk_fckti,divider-clocktZ p@secure_32k_fck fixed-clock[[gpt12_fckfixed-factor-clockt[(3wdt1_fckfixed-factor-clockt[(3security_l4_ick2fixed-factor-clockt0(3\\aes1_ickti,omap3-interface-clockt\p rng_ickti,omap3-interface-clockt\p sha11_ickti,omap3-interface-clockt\p des1_ickti,omap3-interface-clockt\p cam_mclkti,gate-clockt]pncam_ick!ti,omap3-no-wait-interface-clockt0pcsi2_96m_fckti,gate-clockt7psecurity_l3_ickfixed-factor-clockt/(3^^pka_ickti,omap3-interface-clockt^p icr_ickti,omap3-interface-clockt=p des2_ickti,omap3-interface-clockt=p mspro_ickti,omap3-interface-clockt=p mailboxes_ickti,omap3-interface-clockt=p ssi_l4_ickfixed-factor-clockt0(3eesr1_fckti,wait-gate-clocktp sr2_fckti,wait-gate-clocktp sr_l4_ickfixed-factor-clockt0(3dpll2_fckti,divider-clocktp@__dpll2_ckti,omap3-dpll-clockt_p$@4``dpll2_m2_ckti,divider-clockt`pDaaiva2_ckti,wait-gate-clocktapmodem_fckti,omap3-interface-clocktp sad2d_ickti,omap3-interface-clockt/p mad2d_ickti,omap3-interface-clockt/p mspro_fckti,wait-gate-clockt7p ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clocktp bbssi_ssr_div_fck_3430es2ti,composite-divider-clocktp @$ccssi_ssr_fck_3430es2ti,composite-clocktbcddssi_sst_fck_3430es2fixed-factor-clocktd(3hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockt<p ~~ssi_ick_3430es2ti,omap3-ssi-interface-clocktep usim_gate_fckti,composite-gate-clockt6 p ppsys_d2_ckfixed-factor-clockt(3ggomap_96m_d2_fckfixed-factor-clockt6(3hhomap_96m_d4_fckfixed-factor-clockt6(3iiomap_96m_d8_fckfixed-factor-clockt6(3jjomap_96m_d10_fckfixed-factor-clockt6(3 kkdpll5_m2_d4_ckfixed-factor-clocktf(3lldpll5_m2_d8_ckfixed-factor-clocktf(3mmdpll5_m2_d16_ckfixed-factor-clocktf(3nndpll5_m2_d20_ckfixed-factor-clocktf(3oousim_mux_fckti,composite-mux-clock(tghijklmnop @qqusim_fckti,composite-clocktpqusim_ickti,omap3-interface-clocktAp  dpll5_ckti,omap3-dpll-clocktp  $ L 4rrdpll5_m2_ckti,divider-clocktrp Pffsgx_gate_fckti,composite-gate-clocktp zzcore_d3_ckfixed-factor-clockt(3sscore_d4_ckfixed-factor-clockt(3ttcore_d6_ckfixed-factor-clockt(3uuomap_192m_alwon_fckfixed-factor-clockt(3vvcore_d2_ckfixed-factor-clockt(3wwsgx_mux_fckti,composite-mux-clock tstuvwxyp @{{sgx_fckti,composite-clocktz{sgx_ickti,wait-gate-clockt/p cpefuse_fckti,gate-clocktp ts_fckti,gate-clockt1p usbtll_fckti,wait-gate-clocktfp usbtll_ickti,omap3-interface-clockt=p mmchs3_ickti,omap3-interface-clockt=p mmchs3_fckti,wait-gate-clockt7p dss1_alwon_fck_3430es2ti,dss-gate-clockt|pndss_ick_3430es2ti,omap3-dss-interface-clockt0pusbhost_120m_fckti,gate-clocktfpusbhost_48m_fckti,dss-gate-clockt!pusbhost_ickti,omap3-dss-interface-clockt0pclockdomainscore_l3_clkdmti,clockdomaint}~dpll3_clkdmti,clockdomaint dpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintYdpll4_clkdmti,clockdomaint wkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaint`d2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintrsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tscrm@48002000ti,omap3-scrmpH clocksmcbsp5_mux_fckti,composite-mux-clockt78pmcbsp5_fckti,composite-clocktmcbsp1_mux_fckti,composite-mux-clockt78ptmcbsp1_fckti,composite-clocktmcbsp2_mux_fckti,composite-mux-clockt8ptmcbsp2_fckti,composite-clocktmcbsp3_mux_fckti,composite-mux-clockt8pmcbsp3_fckti,composite-clocktmcbsp4_mux_fckti,composite-mux-clockt8pmcbsp4_fckti,composite-clocktclockdomainscounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`pH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `pinmux@48002030 ti,omap3-padconfpinctrl-singlepH 08+Ipinmux_uart3_pinsfnppinmux_mmc1_pins0fpinmux_green_led_pinsfpinmux_smsc1_pinsfjpinmux_hsusb0_pins`frtvxz|~pinmux_twl4030_pinsfApinmux_mmc2_pinsPf(*,.02468:pinmux@48002a00 ti,omap3-padconfpinctrl-singlepH*\+Ipinmux_twl4030_vpins ftisyscon@48002270sysconpH"ppbias_regulatorti,pbias-omappzpbias_mmc_omap2430pbias_mmc_omap2430w@-gpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2gpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5gpio@49058000ti,omap3-gpiopI"gpio6serial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3ldefaulti2c@48070000 ti,omap3-i2cpH8txrxi2c1twl@48pH& ti,twl4030defaultrtcti,twl4030-rtc bciti,twl4030-bci )watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio7Ctwl4030-usbti,twl4030-usb N\jxpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrxi2c2i2c@48060000 ti,omap3-i2cpH=txrxi2c3mailbox@48094000ti,omap3-mailboxmailboxpH @spi@48098000ti,omap2-mcspipH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrxdefaultmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrxdefault mmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx +disabledmmu@480bd400ti,omap2-iommupH mmu_isp2mmu@5d000000ti,omap2-iommup]mmu_iva +disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@Bmpu ;< Lcommontxrx\mcbsp1 txrx +disabledmcbsp@49022000ti,omap3-mcbsppI I Bmpusidetone>?Lcommontxrxsidetone\mcbsp2mcbsp2_sidetone!"txrx +disabledmcbsp@49024000ti,omap3-mcbsppI@I BmpusidetoneYZLcommontxrxsidetone\mcbsp3mcbsp3_sidetonetxrx +disabledmcbsp@49026000ti,omap3-mcbsppI`Bmpu 67 Lcommontxrx\mcbsp4txrx +disabledmcbsp@48096000ti,omap3-mcbsppH `Bmpu QR Lcommontxrx\mcbsp5txrx +disabledsham@480c3000ti,omap3-shamshampH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1ktimer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5ztimer@4903a000ti,omap3430-timerpI*timer6ztimer@4903c000ti,omap3430-timerpI+timer7ztimer@4903e000ti,omap3430-timerpI,timer8ztimer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11timer@48304000ti,omap3430-timerpH0@_timer12kusbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs ehci-phy ehci-phyohci@48064400ti,ohci-omap3pHD&Lehci@48064800 ti,ehci-omappHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcpn,ethernet@gpmcsmsc,lan9221smsc,lan9115,?0R6`o6}ZZ"<LZgdefault& pusb_otg_hs@480ab000ti,omap3-musbpH \]Lmcdma usb_otg_hs} default usb2-phy|2dss@48050000 ti,omap3-dsspH +disabled dss_coret{fckdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H Bprotophypll +disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH +disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH  +disabled dss_venct{fckssi-controller@48058000 ti,omap3-ssissi+okpHHBsysgddGLgdd_mpu td {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHBtxrx&CDssi-port@4805b000ti,omap3-ssi-portpHHBtxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+Ileds gpio-ledsdefaultledb cm-t3x:green  heartbeathsusb1_power_regregulator-fixed hsusb1_vbus2Z2Zphsusb2_power_regregulator-fixed hsusb2_vbus2Z2Zphsusb1_phyusb-nop-xceiv hsusb2_phyusb-nop-xceiv regulator-vddvarioregulator-fixed vddvario regulator-vdd33aregulator-fixedvdd33a regulator-mmc2-sdio-resetregulator-fixedregulator-mmc2-sdio-reset2Z2Z # #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0bci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,spi-num-csti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatusti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsbank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerlabelgpioslinux,default-triggerstartup-delay-usvcc-supplyreset-gpiosregulator-always-ongpioenable-active-high