88()isee,omap3-igep0030ti,omap36xxti,omap3&#7IGEP COM MODULE (TI OMAP AM/DM37x)chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000d/ocp/serial@49042000memorylmemoryx cpuscpu@0arm,cortex-a8lcpux|cpus 'O 57pmuarm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-busxh l3_mainaes@480c5000 ti,omap3-aesaesxH PPprm@48306000 ti,omap3-prmxH0`@clocksvirt_16_8m_ck fixed-clockYosc_sys_ck ti,mux-clock|x @  sys_ckti,divider-clock| xp sys_clkout1ti,gate-clock| x pdpll3_x2_ckfixed-factor-clock| $/dpll3_m2x2_ckfixed-factor-clock| $/  dpll4_x2_ckfixed-factor-clock| $/corex2_fckfixed-factor-clock| $/wkup_l4_ickfixed-factor-clock|$/@@corex2_d3_fckfixed-factor-clock|$/wwcorex2_d5_fckfixed-factor-clock|$/xxclockdomainscm@48004000 ti,omap3-cmxH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock00virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ckti,omap3-dpll-per-j-type-clock|x D 0  dpll4_m2_ckti,divider-clock| ?x H dpll4_m2x2_mul_ckfixed-factor-clock|$/dpll4_m2x2_ckti,hsdiv-gate-clock|x 9omap_96m_alwon_fckfixed-factor-clock|$/dpll3_ckti,omap3-dpll-core-clock|x @ 0  dpll3_m3_ckti,divider-clock| x@ dpll3_m3x2_mul_ckfixed-factor-clock|$/dpll3_m3x2_ckti,hsdiv-gate-clock| x 9emu_core_alwon_ckfixed-factor-clock|$/TTsys_altclk fixed-clockmcbsp_clks fixed-clock77dpll3_m2_ckti,divider-clock| x @   core_ckfixed-factor-clock| $/dpll1_fckti,divider-clock|x @ dpll1_ckti,omap3-dpll-clock|x  $ @ 4dpll1_x2_ckfixed-factor-clock|$/dpll1_x2m2_ckti,divider-clock|x D ,,cm_96m_fckfixed-factor-clock|$/omap_96m_fck ti,mux-clock|x @55dpll4_m3_ckti,divider-clock|  x@ dpll4_m3x2_mul_ckfixed-factor-clock|$/dpll4_m3x2_ckti,hsdiv-gate-clock|x 9omap_54m_fck ti,mux-clock|x @((cm_96m_d2_fckfixed-factor-clock|$/omap_48m_fck ti,mux-clock|x @  omap_12m_fckfixed-factor-clock| $/99dpll4_m4_ckti,divider-clock|  x@ !!dpll4_m4x2_mul_ckti,fixed-factor-clock|!O]j""dpll4_m4x2_ckti,gate-clock|"x 9j{{dpll4_m5_ckti,divider-clock| ?x@ ##dpll4_m5x2_mul_ckti,fixed-factor-clock|#O]j$$dpll4_m5x2_ckti,hsdiv-gate-clock|$x 9j\\dpll4_m6_ckti,divider-clock| ?x@ %%dpll4_m6x2_mul_ckfixed-factor-clock|%$/&&dpll4_m6x2_ckti,hsdiv-gate-clock|&x 9''emu_per_alwon_ckfixed-factor-clock|'$/UUclkout2_src_gate_ck ti,composite-no-wait-gate-clock|x p))clkout2_src_mux_ckti,composite-mux-clock|(x p**clkout2_src_ckti,composite-clock|)*++sys_clkout2ti,divider-clock|+@x p}mpu_ckfixed-factor-clock|,$/--arm_fckti,divider-clock|-x $emu_mpu_alwon_ckfixed-factor-clock|-$/VVl3_ickti,divider-clock|x @ ..l4_ickti,divider-clock|.x @ //rm_ickti,divider-clock|/x @ gpt10_gate_fckti,composite-gate-clock| x 11gpt10_mux_fckti,composite-mux-clock|0x @22gpt10_fckti,composite-clock|12gpt11_gate_fckti,composite-gate-clock| x 33gpt11_mux_fckti,composite-mux-clock|0x @44gpt11_fckti,composite-clock|34core_96m_fckfixed-factor-clock|5$/66mmchs2_fckti,wait-gate-clock|6x mmchs1_fckti,wait-gate-clock|6x i2c3_fckti,wait-gate-clock|6x i2c2_fckti,wait-gate-clock|6x i2c1_fckti,wait-gate-clock|6x mcbsp5_gate_fckti,composite-gate-clock|7 x mcbsp1_gate_fckti,composite-gate-clock|7 x core_48m_fckfixed-factor-clock| $/88mcspi4_fckti,wait-gate-clock|8x mcspi3_fckti,wait-gate-clock|8x mcspi2_fckti,wait-gate-clock|8x mcspi1_fckti,wait-gate-clock|8x uart2_fckti,wait-gate-clock|8x uart1_fckti,wait-gate-clock|8x  core_12m_fckfixed-factor-clock|9$/::hdq_fckti,wait-gate-clock|:x core_l3_ickfixed-factor-clock|.$/;;sdrc_ickti,wait-gate-clock|;x ||gpmc_fckfixed-factor-clock|;$/core_l4_ickfixed-factor-clock|/$/<<mmchs2_ickti,omap3-interface-clock|<x mmchs1_ickti,omap3-interface-clock|<x hdq_ickti,omap3-interface-clock|<x mcspi4_ickti,omap3-interface-clock|<x mcspi3_ickti,omap3-interface-clock|<x mcspi2_ickti,omap3-interface-clock|<x mcspi1_ickti,omap3-interface-clock|<x i2c3_ickti,omap3-interface-clock|<x i2c2_ickti,omap3-interface-clock|<x i2c1_ickti,omap3-interface-clock|<x uart2_ickti,omap3-interface-clock|<x uart1_ickti,omap3-interface-clock|<x  gpt11_ickti,omap3-interface-clock|<x  gpt10_ickti,omap3-interface-clock|<x  mcbsp5_ickti,omap3-interface-clock|<x  mcbsp1_ickti,omap3-interface-clock|<x  omapctrl_ickti,omap3-interface-clock|<x dss_tv_fckti,gate-clock|(xdss_96m_fckti,gate-clock|5xdss2_alwon_fckti,gate-clock|xdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clock|x ==gpt1_mux_fckti,composite-mux-clock|0x @>>gpt1_fckti,composite-clock|=>aes2_ickti,omap3-interface-clock|<x wkup_32k_fckfixed-factor-clock|0$/??gpio1_dbckti,gate-clock|?x sha12_ickti,omap3-interface-clock|<x wdt2_fckti,wait-gate-clock|?x wdt2_ickti,omap3-interface-clock|@x wdt1_ickti,omap3-interface-clock|@x gpio1_ickti,omap3-interface-clock|@x omap_32ksync_ickti,omap3-interface-clock|@x gpt12_ickti,omap3-interface-clock|@x gpt1_ickti,omap3-interface-clock|@x per_96m_fckfixed-factor-clock|$/per_48m_fckfixed-factor-clock| $/AAuart3_fckti,wait-gate-clock|Ax ~~gpt2_gate_fckti,composite-gate-clock|xBBgpt2_mux_fckti,composite-mux-clock|0x@CCgpt2_fckti,composite-clock|BCgpt3_gate_fckti,composite-gate-clock|xDDgpt3_mux_fckti,composite-mux-clock|0x@EEgpt3_fckti,composite-clock|DEgpt4_gate_fckti,composite-gate-clock|xFFgpt4_mux_fckti,composite-mux-clock|0x@GGgpt4_fckti,composite-clock|FGgpt5_gate_fckti,composite-gate-clock|xHHgpt5_mux_fckti,composite-mux-clock|0x@IIgpt5_fckti,composite-clock|HIgpt6_gate_fckti,composite-gate-clock|xJJgpt6_mux_fckti,composite-mux-clock|0x@KKgpt6_fckti,composite-clock|JKgpt7_gate_fckti,composite-gate-clock|xLLgpt7_mux_fckti,composite-mux-clock|0x@MMgpt7_fckti,composite-clock|LMgpt8_gate_fckti,composite-gate-clock| xNNgpt8_mux_fckti,composite-mux-clock|0x@OOgpt8_fckti,composite-clock|NOgpt9_gate_fckti,composite-gate-clock| xPPgpt9_mux_fckti,composite-mux-clock|0x@QQgpt9_fckti,composite-clock|PQper_32k_alwon_fckfixed-factor-clock|0$/RRgpio6_dbckti,gate-clock|Rxgpio5_dbckti,gate-clock|Rxgpio4_dbckti,gate-clock|Rxgpio3_dbckti,gate-clock|Rxgpio2_dbckti,gate-clock|Rx wdt3_fckti,wait-gate-clock|Rx per_l4_ickfixed-factor-clock|/$/SSgpio6_ickti,omap3-interface-clock|Sxgpio5_ickti,omap3-interface-clock|Sxgpio4_ickti,omap3-interface-clock|Sxgpio3_ickti,omap3-interface-clock|Sxgpio2_ickti,omap3-interface-clock|Sx wdt3_ickti,omap3-interface-clock|Sx uart3_ickti,omap3-interface-clock|Sx uart4_ickti,omap3-interface-clock|Sxgpt9_ickti,omap3-interface-clock|Sx gpt8_ickti,omap3-interface-clock|Sx gpt7_ickti,omap3-interface-clock|Sxgpt6_ickti,omap3-interface-clock|Sxgpt5_ickti,omap3-interface-clock|Sxgpt4_ickti,omap3-interface-clock|Sxgpt3_ickti,omap3-interface-clock|Sxgpt2_ickti,omap3-interface-clock|Sxmcbsp2_ickti,omap3-interface-clock|Sxmcbsp3_ickti,omap3-interface-clock|Sxmcbsp4_ickti,omap3-interface-clock|Sxmcbsp2_gate_fckti,composite-gate-clock|7xmcbsp3_gate_fckti,composite-gate-clock|7xmcbsp4_gate_fckti,composite-gate-clock|7xemu_src_mux_ck ti,mux-clock|TUVx@WWemu_src_ckti,clkdm-gate-clock|WXXpclk_fckti,divider-clock|Xx@ pclkx2_fckti,divider-clock|Xx@ atclk_fckti,divider-clock|Xx@ traceclk_src_fck ti,mux-clock|TUVx@YYtraceclk_fckti,divider-clock|Y x@ secure_32k_fck fixed-clockZZgpt12_fckfixed-factor-clock|Z$/wdt1_fckfixed-factor-clock|Z$/security_l4_ick2fixed-factor-clock|/$/[[aes1_ickti,omap3-interface-clock|[x rng_ickti,omap3-interface-clock|[x sha11_ickti,omap3-interface-clock|[x des1_ickti,omap3-interface-clock|[x cam_mclkti,gate-clock|\xjcam_ick!ti,omap3-no-wait-interface-clock|/xcsi2_96m_fckti,gate-clock|6xsecurity_l3_ickfixed-factor-clock|.$/]]pka_ickti,omap3-interface-clock|]x icr_ickti,omap3-interface-clock|<x des2_ickti,omap3-interface-clock|<x mspro_ickti,omap3-interface-clock|<x mailboxes_ickti,omap3-interface-clock|<x ssi_l4_ickfixed-factor-clock|/$/ddsr1_fckti,wait-gate-clock|x sr2_fckti,wait-gate-clock|x sr_l4_ickfixed-factor-clock|/$/dpll2_fckti,divider-clock|x@ ^^dpll2_ckti,omap3-dpll-clock|^x$@4__dpll2_m2_ckti,divider-clock|_xD ``iva2_ckti,wait-gate-clock|`xmodem_fckti,omap3-interface-clock|x sad2d_ickti,omap3-interface-clock|.x mad2d_ickti,omap3-interface-clock|.x mspro_fckti,wait-gate-clock|6x ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clock|x aassi_ssr_div_fck_3430es2ti,composite-divider-clock|x @$bbssi_ssr_fck_3430es2ti,composite-clock|abccssi_sst_fck_3430es2fixed-factor-clock|c$/hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clock|;x }}ssi_ick_3430es2ti,omap3-ssi-interface-clock|dx usim_gate_fckti,composite-gate-clock|5 x oosys_d2_ckfixed-factor-clock|$/ffomap_96m_d2_fckfixed-factor-clock|5$/ggomap_96m_d4_fckfixed-factor-clock|5$/hhomap_96m_d8_fckfixed-factor-clock|5$/iiomap_96m_d10_fckfixed-factor-clock|5$/ jjdpll5_m2_d4_ckfixed-factor-clock|e$/kkdpll5_m2_d8_ckfixed-factor-clock|e$/lldpll5_m2_d16_ckfixed-factor-clock|e$/mmdpll5_m2_d20_ckfixed-factor-clock|e$/nnusim_mux_fckti,composite-mux-clock(|fghijklmnx @ ppusim_fckti,composite-clock|opusim_ickti,omap3-interface-clock|@x  dpll5_ckti,omap3-dpll-clock|x  $ L 4qqdpll5_m2_ckti,divider-clock|qx P eesgx_gate_fckti,composite-gate-clock|x yycore_d3_ckfixed-factor-clock|$/rrcore_d4_ckfixed-factor-clock|$/sscore_d6_ckfixed-factor-clock|$/ttomap_192m_alwon_fckfixed-factor-clock|$/uucore_d2_ckfixed-factor-clock|$/vvsgx_mux_fckti,composite-mux-clock |rstuvwxx @zzsgx_fckti,composite-clock|yzsgx_ickti,wait-gate-clock|.x cpefuse_fckti,gate-clock|x ts_fckti,gate-clock|0x usbtll_fckti,wait-gate-clock|ex usbtll_ickti,omap3-interface-clock|<x mmchs3_ickti,omap3-interface-clock|<x mmchs3_fckti,wait-gate-clock|6x dss1_alwon_fck_3430es2ti,dss-gate-clock|{xjdss_ick_3430es2ti,omap3-dss-interface-clock|/xusbhost_120m_fckti,gate-clock|exusbhost_48m_fckti,dss-gate-clock| xusbhost_ickti,omap3-dss-interface-clock|/xuart4_fckti,wait-gate-clock|Axclockdomainscore_l3_clkdmti,clockdomain||}dpll3_clkdmti,clockdomain| dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|~emu_clkdmti,clockdomain|Xdpll4_clkdmti,clockdomain| wkup_clkdmti,clockdomain$|dss_clkdmti,clockdomain|core_l4_clkdmti,clockdomain|cam_clkdmti,clockdomain|iva2_clkdmti,clockdomain|dpll2_clkdmti,clockdomain|_d2d_clkdmti,clockdomain |dpll5_clkdmti,clockdomain|qsgx_clkdmti,clockdomain|usbhost_clkdmti,clockdomain |scrm@48002000ti,omap3-scrmxH clocksmcbsp5_mux_fckti,composite-mux-clock|67xmcbsp5_fckti,composite-clock|mcbsp1_mux_fckti,composite-mux-clock|67xtmcbsp1_fckti,composite-clock|mcbsp2_mux_fckti,composite-mux-clock|7xtmcbsp2_fckti,composite-clock|mcbsp3_mux_fckti,composite-mux-clock|7xmcbsp3_fckti,composite-clock|mcbsp4_mux_fckti,composite-mux-clock|7xmcbsp4_fckti,composite-clock|clockdomainscounter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`xH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `pinmux@48002030 ti,omap3-padconfpinctrl-singlexH 08'Epinmux_uart1_pinsbRLpinmux_uart2_pinsbJHpinmux_uart3_pinsbnppinmux_lbee1usjyc_pinsb68:pinmux_mcbsp2_pins b pinmux_mmc1_pins0bpinmux_mmc2_pins0b(*,.02pinmux_smsc9221_pinsbpinmux_i2c1_pinsbpinmux_i2c2_pinsbpinmux_i2c3_pinsbpinmux_twl4030_pinsbApinmux@48002a00 ti,omap3-padconfpinctrl-singlexH*\'Epinmux_twl4030_vpins btisyscon@48002270sysconxH"ppbias_regulatorti,pbias-omapxvpbias_mmc_omap2430}pbias_mmc_omap2430w@-gpio@48310000ti,omap3-gpioxH1gpio1gpio@49050000ti,omap3-gpioxIgpio2gpio@49052000ti,omap3-gpioxI gpio3gpio@49054000ti,omap3-gpioxI@ gpio4gpio@49056000ti,omap3-gpioxI`!gpio5gpio@49058000ti,omap3-gpioxI"gpio6serial@4806a000ti,omap3-uartxH H12txrxuart1l defaultserial@4806c000ti,omap3-uartxHI34txrxuart2l defaultserial@49020000ti,omap3-uartxIJ56txrxuart3l defaulti2c@48070000 ti,omap3-i2cxH8txrxi2c1 default'@twl@48xH& ti,twl4030 defaultaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci %watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio3twl4030-usbti,twl4030-usb ?M[irpwmti,twl4030-pwm}pwmledti,twl4030-pwmled}pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cxH 9txrxi2c2 defaulti2c@48060000 ti,omap3-i2cxH=txrxi2c3 defaultmailbox@48094000ti,omap3-mailboxmailboxxH @spi@48098000ti,omap2-mcspixH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1=>txrx defaultmmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrx default mmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuxH mmu_isp mmu@5d000000ti,omap2-iommux]mmu_iva disabledwdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@0mpu ;< :commontxrxJmcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbspxI I 0mpusidetone>?:commontxrxsidetoneJmcbsp2mcbsp2_sidetone!"txrxokay defaultmcbsp@49024000ti,omap3-mcbspxI@I 0mpusidetoneYZ:commontxrxsidetoneJmcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbspxI`0mpu 67 :commontxrxJmcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbspxH `0mpu QR :commontxrxJmcbsp5txrx disabledsham@480c3000ti,omap3-shamshamxH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1Ytimer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5htimer@4903a000ti,omap3430-timerxI*timer6htimer@4903c000ti,omap3430-timerxI+timer7htimer@4903e000ti,omap3430-timerxI,timer8uhtimer@49040000ti,omap3430-timerxI-timer9utimer@48086000ti,omap3430-timerxH`.timer10utimer@48088000ti,omap3430-timerxH/timer11utimer@48304000ti,omap3430-timerxH0@_timer12Yusbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hsohci@48064400ti,ohci-omap3xHD&Lehci@48064800 ti,ehci-omapxHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcxn nand@0,0micron,mt29c4g96maz xbch8,,!0"C,V(e6t@RR(partition@0SPLxpartition@80000U-Bootxpartition@1c0000 Environmentx(partition@280000Kernelx80partition@780000 Filesystemxhusb_otg_hs@480ab000ti,omap3-musbxH \]:mcdma usb_otg_hs   usb2-phym2dss@48050000 ti,omap3-dssxH disabled dss_core|fckdispc@48050400ti,omap3-dispcxH dss_dispc|fckencoder@4804fc00 ti,omap3-dsixHH@H 0protophypll disabled dss_dsi1| fcksys_clkencoder@48050800ti,omap3-rfbixH disabled dss_rfbi|fckickencoder@48050c00ti,omap3-vencxH  disabled dss_venc|fcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiokxHH0sysgddG:gdd_mpu |c ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxHH0txrx&CDssi-port@4805b000ti,omap3-ssi-portxHH0txrx&EFserial@49042000ti,omap3-uartxI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 }abb_mpu_ivaxH0rH0h0base-addressint-address+|DU`esO7pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\'Epinmux_leds_pinsb@soundti,omap-twl4030qigep2zregulator-vdd33regulator-fixed}vdd33lbee1usjyc_vmmc defaultregulator-fixed}regulator-lbee1usjyc2Z2Z  'leds default gpio-ledsbootomap3:green:boot  onuser0omap3:red:user0 offuser1omap3:green:user1 offuser2omap3:red:user1 off #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0bci3v1-supplyti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthnon-removablestatusti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespower#address-cellti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoti,modelti,mcbspti,codecregulator-always-ongpiostartup-delay-usenable-active-highvin-supplygpiosdefault-state