Ð þíÑÎ8È|( RÈDHgumstix,omap4-duovero-parlorgumstix,omap4-duoveroti,omap4430ti,omap4&#7OMAP4430 Gumstix Duovero on Parlorchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0memoryzmemory†€@cpuscpu@0arm,cortex-a9zcpuŠ†›¢cpu®“à ¼“à£è 'ÀO€ 5èa€ûÍßñ  cpu@1arm,cortex-a9zcpuŠ†interrupt-controller@48241000arm,cortex-a9-gic#†H$H$l2-cache-controller@48242000arm,pl310-cache†H$ 4Blocal-timer@48240600arm,cortex-a9-twd-timer›†H$  N socti,omap-inframpu ti,omap4-mpuYmpudsp ti,omap3-c64Ydspiva ti,ivahdYivaocpti,omap4-l3-nocsimple-buscYl3_main_1l3_main_2l3_main_3†DD€ EN  cm1@4a004000 ti,omap4-cm1†J@ clocksextalt_clkin_ckj fixed-clockw„DÀGGpad_clks_src_ckj fixed-clockw·pad_clks_ckjti,gate-clock›‡†$$pad_slimbus_core_clks_ckj fixed-clockw·SSsecure_32k_clk_src_ckj fixed-clockw€slimbus_src_clkj fixed-clockw·slimbus_clkjti,gate-clock›‡ †%%sys_32k_ckj fixed-clockw€**virt_12000000_ckj fixed-clockw·++virt_13000000_ckj fixed-clockwÆ]@,,virt_16800000_ckj fixed-clockwY--virt_19200000_ckj fixed-clockw$ø..virt_26000000_ckj fixed-clockwŒº€//virt_27000000_ckj fixed-clockw›üÀ00virt_38400000_ckj fixed-clockwIð11tie_low_clock_ckj fixed-clockw66utmi_phy_clkout_ckj fixed-clockw“‡ZZxclk60mhsp1_ckj fixed-clockw“‡VVxclk60mhsp2_ckj fixed-clockw“‡XXxclk60motg_ckj fixed-clockw“‡[[dpll_abe_ckjti,omap4-dpll-m4xen-clock›†àäìè  dpll_abe_x2_ckjti,omap4-dpll-x2-clock› †ð  dpll_abe_m2x2_ckjti,divider-clock› ”Ÿ†ð±È  abe_24m_fclkjfixed-factor-clock› ßê  abe_clkjti,divider-clock› ”†ô  aess_fclkjti,divider-clock› ‡”†(dpll_abe_m3x2_ckjti,divider-clock› ”Ÿ†ô±Ècore_hsd_byp_clk_mux_ckj ti,mux-clock› ‡†,dpll_core_ckjti,omap4-dpll-core-clock› † $,(dpll_core_x2_ckjti,omap4-dpll-x2-clock›dpll_core_m6x2_ckjti,divider-clock›”Ÿ†@±È55dpll_core_m2_ckjti,divider-clock›”Ÿ†0±Èddrphy_ckjfixed-factor-clock›ßêdpll_core_m5x2_ckjti,divider-clock›”Ÿ†<±Èdiv_core_ckjti,divider-clock›†”div_iva_hs_clkjti,divider-clock›”†Üôdiv_mpu_hs_clkjti,divider-clock›”†œôdpll_core_m4x2_ckjti,divider-clock›”Ÿ†8±Èdll_clk_div_ckjfixed-factor-clock›ßêdpll_abe_m2_ckjti,divider-clock› ”†ð±dpll_core_m3x2_gate_ckj ti,composite-no-wait-gate-clock›‡†4dpll_core_m3x2_div_ckjti,composite-divider-clock›”†4±dpll_core_m3x2_ckjti,composite-clock›__dpll_core_m7x2_ckjti,divider-clock›”Ÿ†D±ÈJJiva_hsd_byp_clk_mux_ckj ti,mux-clock› ‡†¬dpll_iva_ckjti,omap4-dpll-clock› † ¤¬¨dpll_iva_x2_ckjti,omap4-dpll-x2-clock›dpll_iva_m4x2_ckjti,divider-clock›”Ÿ†¸±Èdpll_iva_m5x2_ckjti,divider-clock›”Ÿ†¼±Èdpll_mpu_ckjti,omap4-dpll-clock› †`dlhdpll_mpu_m2_ckjti,divider-clock›”Ÿ†p±Èper_hs_clk_div_ckjfixed-factor-clock›ßê;;usb_hs_clk_div_ckjfixed-factor-clock›ßêAAl3_div_ckjti,divider-clock›‡”†l4_div_ckjti,divider-clock›‡”†]]lp_clk_div_ckjfixed-factor-clock› ßê22mpu_periphclkjfixed-factor-clock›ßêocp_abe_iclkjti,divider-clock›‡†( per_abe_24m_fclkjfixed-factor-clock›ßêQQdmic_sync_mux_ckj ti,mux-clock › !"‡†8##func_dmic_abe_gfclkj ti,mux-clock ›#$%‡†8mcasp_sync_mux_ckj ti,mux-clock › !"‡†@&&func_mcasp_abe_gfclkj ti,mux-clock ›&$%‡†@mcbsp1_sync_mux_ckj ti,mux-clock › !"‡†H''func_mcbsp1_gfclkj ti,mux-clock ›'$%‡†Hmcbsp2_sync_mux_ckj ti,mux-clock › !"‡†P((func_mcbsp2_gfclkj ti,mux-clock ›($%‡†Pmcbsp3_sync_mux_ckj ti,mux-clock › !"‡†X))func_mcbsp3_gfclkj ti,mux-clock ›)$%‡†Xslimbus1_fclk_1jti,gate-clock›"‡ †`slimbus1_fclk_0jti,gate-clock› ‡†`slimbus1_fclk_2jti,gate-clock›$‡ †`slimbus1_slimbus_clkjti,gate-clock›%‡ †`timer5_sync_muxj ti,mux-clock›!*‡†htimer6_sync_muxj ti,mux-clock›!*‡†ptimer7_sync_muxj ti,mux-clock›!*‡†xtimer8_sync_muxj ti,mux-clock›!*‡†€dummy_ckj fixed-clockwclockdomainsprm@4a306000 ti,omap4-prm†J0`0clockssys_clkin_ckj ti,mux-clock›+,-./01†±  abe_dpll_bypass_clk_mux_ckj ti,mux-clock› *‡†abe_dpll_refclk_mux_ckj ti,mux-clock› *† dbgclk_mux_ckjfixed-factor-clock› ßêl4_wkup_clk_mux_ckj ti,mux-clock› 2†TTsyc_clk_div_ckjti,divider-clock› †”!!gpio1_dbclkjti,gate-clock›*‡†8dmt1_clk_muxj ti,mux-clock› *‡†@usim_ckjti,divider-clock›3‡†X 44usim_fclkjti,gate-clock›4‡†Xpmd_stm_clock_mux_ckj ti,mux-clock › 56‡† 77pmd_trace_clk_mux_ckj ti,mux-clock › 56‡† 88stm_clk_div_ckjti,divider-clock›7‡”@† ôtrace_clk_div_div_ckjti,divider-clock›8‡†  99trace_clk_div_ckjti,clkdm-gate-clock›9::bandgap_fclkjti,gate-clock›*‡†ˆclockdomainsemu_sys_clkdmti,clockdomain›:cm2@4a008000 ti,omap4-cm2†J€0clocksper_hsd_byp_clk_mux_ckj ti,mux-clock› ;‡†L<<dpll_per_ckjti,omap4-dpll-clock› <†@DLH==dpll_per_m2_ckjti,divider-clock›=”†P±EEdpll_per_x2_ckjti,omap4-dpll-x2-clock›=†P>>dpll_per_m2x2_ckjti,divider-clock›>”Ÿ†P±ÈDDdpll_per_m3x2_gate_ckj ti,composite-no-wait-gate-clock›>‡†T??dpll_per_m3x2_div_ckjti,composite-divider-clock›>”†T±@@dpll_per_m3x2_ckjti,composite-clock›?@``dpll_per_m4x2_ckjti,divider-clock›>”Ÿ†X±È33dpll_per_m5x2_ckjti,divider-clock›>”Ÿ†\±ÈHHdpll_per_m6x2_ckjti,divider-clock›>”Ÿ†`±ÈCCdpll_per_m7x2_ckjti,divider-clock›>”Ÿ†d±ÈKKdpll_usb_ckjti,omap4-dpll-j-type-clock› A†€„ŒˆBBdpll_usb_clkdcoldo_ckjti,fixed-factor-clock›BŸ†´#Èdpll_usb_m2_ckjti,divider-clock›B”Ÿ†±ÈFFducati_clk_mux_ckj ti,mux-clock›C†func_12m_fclkjfixed-factor-clock›Dßêfunc_24m_clkjfixed-factor-clock›Eßê""func_24mc_fclkjfixed-factor-clock›DßêRRfunc_48m_fclkjti,divider-clock›D† PPfunc_48mc_fclkjfixed-factor-clock›DßêIIfunc_64m_fclkjti,divider-clock›3† OOfunc_96m_fclkjti,divider-clock›D† LLinit_60m_fclkjti,divider-clock›F† UUper_abe_nc_fclkjti,divider-clock›†”MMaes1_fckjti,gate-clock›‡† aes2_fckjti,gate-clock›‡†¨dss_sys_clkjti,gate-clock›!‡ † ššdss_tv_clkjti,gate-clock›G‡ † ™™dss_dss_clkjti,gate-clock›H‡† 1——dss_48mhz_clkjti,gate-clock›I‡ † ››dss_fckjti,gate-clock›‡† ˜˜fdif_fckjti,divider-clock›3‡”†(ôgpio2_dbclkjti,gate-clock›*‡†`gpio3_dbclkjti,gate-clock›*‡†hgpio4_dbclkjti,gate-clock›*‡†pgpio5_dbclkjti,gate-clock›*‡†xgpio6_dbclkjti,gate-clock›*‡†€sgx_clk_muxj ti,mux-clock›JK‡† hsi_fckjti,divider-clock›D‡”†8ôiss_ctrlclkjti,gate-clock›L‡† mcbsp4_sync_mux_ckj ti,mux-clock›LM‡†àNNper_mcbsp4_gfclkj ti,mux-clock›N$‡†àhsmmc1_fclkj ti,mux-clock›OL‡†(hsmmc2_fclkj ti,mux-clock›OL‡†0ocp2scp_usb_phy_phy_48mjti,gate-clock›P‡†àsha2md5_fckjti,gate-clock›‡†Èslimbus2_fclk_1jti,gate-clock›Q‡ †8slimbus2_fclk_0jti,gate-clock›R‡†8slimbus2_slimbus_clkjti,gate-clock›S‡ †8smartreflex_core_fckjti,gate-clock›T‡†8smartreflex_iva_fckjti,gate-clock›T‡†0smartreflex_mpu_fckjti,gate-clock›T‡†(cm2_dm10_muxj ti,mux-clock› *‡†(cm2_dm11_muxj ti,mux-clock› *‡†0cm2_dm2_muxj ti,mux-clock› *‡†8cm2_dm3_muxj ti,mux-clock› *‡†@cm2_dm4_muxj ti,mux-clock› *‡†Hcm2_dm9_muxj ti,mux-clock› *‡†Pusb_host_fs_fckjti,gate-clock›I‡†Ð^^utmi_p1_gfclkj ti,mux-clock›UV‡†XWWusb_host_hs_utmi_p1_clkjti,gate-clock›W‡†Xutmi_p2_gfclkj ti,mux-clock›UX‡†XYYusb_host_hs_utmi_p2_clkjti,gate-clock›Y‡ †Xusb_host_hs_utmi_p3_clkjti,gate-clock›U‡ †Xusb_host_hs_hsic480m_p1_clkjti,gate-clock›F‡ †Xusb_host_hs_hsic60m_p1_clkjti,gate-clock›U‡ †Xusb_host_hs_hsic60m_p2_clkjti,gate-clock›U‡ †Xusb_host_hs_hsic480m_p2_clkjti,gate-clock›F‡†Xusb_host_hs_func48mclkjti,gate-clock›I‡†Xusb_host_hs_fckjti,gate-clock›U‡†Xotg_60m_gfclkj ti,mux-clock›Z[‡†`\\usb_otg_hs_xclkjti,gate-clock›\‡†`usb_otg_hs_ickjti,gate-clock›‡†`usb_phy_cm_clk32kjti,gate-clock›*‡†@““usb_tll_hs_usb_ch2_clkjti,gate-clock›U‡ †husb_tll_hs_usb_ch0_clkjti,gate-clock›U‡†husb_tll_hs_usb_ch1_clkjti,gate-clock›U‡ †husb_tll_hs_ickjti,gate-clock›]‡†hclockdomainsl3_init_clkdmti,clockdomain›B^scrm@4a30a000ti,omap4-scrm†J0  clocksauxclk0_src_gate_ckj ti,composite-no-wait-gate-clock›_‡†aaauxclk0_src_mux_ckjti,composite-mux-clock › _`‡†bbauxclk0_src_ckjti,composite-clock›abccauxclk0_ckjti,divider-clock›c‡”†ssauxclk1_src_gate_ckj ti,composite-no-wait-gate-clock›_‡†ddauxclk1_src_mux_ckjti,composite-mux-clock › _`‡†eeauxclk1_src_ckjti,composite-clock›deffauxclk1_ckjti,divider-clock›f‡”†ttauxclk2_src_gate_ckj ti,composite-no-wait-gate-clock›_‡†ggauxclk2_src_mux_ckjti,composite-mux-clock › _`‡†hhauxclk2_src_ckjti,composite-clock›ghiiauxclk2_ckjti,divider-clock›i‡”†uuauxclk3_src_gate_ckj ti,composite-no-wait-gate-clock›_‡†jjauxclk3_src_mux_ckjti,composite-mux-clock › _`‡†kkauxclk3_src_ckjti,composite-clock›jkllauxclk3_ckjti,divider-clock›l‡”†vvauxclk4_src_gate_ckj ti,composite-no-wait-gate-clock›_‡† mmauxclk4_src_mux_ckjti,composite-mux-clock › _`‡† nnauxclk4_src_ckjti,composite-clock›mnooauxclk4_ckjti,divider-clock›o‡”† wwauxclk5_src_gate_ckj ti,composite-no-wait-gate-clock›_‡†$ppauxclk5_src_mux_ckjti,composite-mux-clock › _`‡†$qqauxclk5_src_ckjti,composite-clock›pqrrauxclk5_ckjti,divider-clock›r‡”†$xxauxclkreq0_ckj ti,mux-clock›stuvwx‡†auxclkreq1_ckj ti,mux-clock›stuvwx‡†auxclkreq2_ckj ti,mux-clock›stuvwx‡†auxclkreq3_ckj ti,mux-clock›stuvwx‡†auxclkreq4_ckj ti,mux-clock›stuvwx‡† auxclkreq5_ckj ti,mux-clock›stuvwx‡†$clockdomainscounter@4a304000ti,omap-counter32k†J0@  Ycounter_32kpinmux@4a100040 ti,omap4-padconfpinctrl-single†J@–#Dbÿdefault yz{pinmux_twl6040_pins—&`pinmux_mcpdm_pins(—ÆÈÊÌÎpinmux_mcbsp1_pins —¾ÀÂÄ‘‘pinmux_hsusbb1_pins`—‚ „† ˆ Š Œ Ž  ’ ” – ˜ pinmux_hsusb1phy_pins—L££pinmux_w2cbw0015_pins—&:¤¤pinmux_i2c1_pins—â䀀pinmux_i2c4_pins—îð‰‰pinmux_mmc1_pins0—¢¤¦¨ª¬ŒŒpinmux_mmc5_pins0—  ŽŽpinmux_twl6030_pins—^Apinmux_led_pins—Öyypinmux_button_pins—Ôzzpinmux_i2c2_pins—æ臇pinmux_i2c3_pins—ê숈pinmux_smsc_pins—(*0{{pinmux_dss_hdmi_pins —XZ\^œœpinmux@4a31e040 ti,omap4-padconfpinctrl-single†J1à@8#Dbÿpinmux_twl6030_wkup_pins—‚‚tisyscon@4a1005a0syscon†J p||pbias_regulatorti,pbias-omap†`«|pbias_mmc_omap4²pbias_mmc_omap4Áw@Ù-ÆÀ‹‹dma-controller@4a056000ti,omap4430-sdma†J`0N  ñü  ŠŠgpio@4a310000ti,omap4-gpio†J1 NYgpio1*:#gpio@48055000ti,omap4-gpio†HP NYgpio2*:#gpio@48057000ti,omap4-gpio†Hp NYgpio3*:#gpio@48059000ti,omap4-gpio†H N Ygpio4*:#¥¥gpio@4805b000ti,omap4-gpio†H° N!Ygpio5*:#gpio@4805d000ti,omap4-gpio†HÐ N"Ygpio6*:#„„gpmc@50000000ti,omap4430-gpmc†P NFRYgpmcd›¢fckc,ethernet@gpmcsmsc,lan9221smsc,lan9115w‚” ¢2´2Æ Ù ìú2 2&272H2Wq#ˆ#¢¼Ö}æ~ô †ÿ&N mii /#G2YhxN serial@4806a000ti,omap4-uart†H  NHYuart1wÜlserial@4806c000ti,omap4-uart†HÀ IYuart2wÜlserial@48020000ti,omap4-uart†H JYuart3wÜlserial@4806e000ti,omap4-uart†Hà FYuart4wÜlspinlock@4a0f6000ti,omap4-hwspinlock†J` Yspinlock´i2c@48070000 ti,omap4-i2c†H N8Yi2c1default€w€twl@48†H N& ti,twl6030#default‚rtcti,twl4030-rtcN regulator-vaux1ti,twl6030-vaux1ÁB@Ù-ÆÀregulator-vaux2ti,twl6030-vaux2ÁO€Ù*¹€regulator-vaux3ti,twl6030-vaux3ÁB@Ù-ÆÀregulator-vmmcti,twl6030-vmmcÁO€Ù-ÆÀregulator-vppti,twl6030-vppÁw@Ù&% regulator-vusimti,twl6030-vusimÁO€Ù,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioÂregulator-vusbti,twl6030-vusbƒƒregulator-v1v8ti,twl6030-v1v8Â……regulator-v2v1ti,twl6030-v2v1††regulator-clk32kgti,twl6030-clk32kgusb-comparatorti,twl6030-usbN Öƒpwmti,twl6030-pwmápwmledti,twl6030-pwmledátwl@4b ti,twl6040†K Nw& ì„ý…†¢¢i2c@48072000 ti,omap4-i2c†H  N9Yi2c2default‡w€i2c@48060000 ti,omap4-i2c†H N=Yi2c3defaultˆw† eeprom@51 atmel,24c01†Q'i2c@48350000 ti,omap4-i2c†H5 N>Yi2c4default‰w€spi@48098000ti,omap4-mcspi†H € NAYmcspi10@>Š#Š$Š%Š&Š'Š(Š)Š* Ctx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspi†H   NBYmcspi20 >Š+Š,Š-Š.Ctx0rx0tx1rx1spi@480b8000ti,omap4-mcspi†H € N[Ymcspi30>ŠŠCtx0rx0spi@480ba000ti,omap4-mcspi†H   N0Ymcspi40>ŠFŠGCtx0rx0mmc@4809c000ti,omap4-hsmmc†H À NSYmmc1MZ>Š=Š>Ctxrxq‹defaultŒ~Š—mmc@480b4000ti,omap4-hsmmc†H @ NVYmmc2Z>Š/Š0Ctxrx ¨disabledmmc@480ad000ti,omap4-hsmmc†H Ð N^Ymmc3Z>ŠMŠNCtxrx ¨disabledmmc@480d1000ti,omap4-hsmmc†H  N`Ymmc4Z>Š9Š:Ctxrx ¨disabledmmc@480d5000ti,omap4-hsmmc†H P N;Ymmc5Z>Š;Š<CtxrxdefaultŽ~Š—¯mmu@4a066000ti,omap4-iommu†J` NYmmu_dspmmu@55082000ti,omap4-iommu†U  NdYmmu_ipuÂwdt@4a314000ti,omap4-wdtti,omap3-wdt†J1@€ NP Ywd_timer2mcpdm@40132000ti,omap4-mcpdm†@ I Ømpudma NpYmcpdm>ŠAŠBCup_linkdn_link¨okaydefault¡¡dmic@4012e000ti,omap4-dmic†@àIàØmpudma NrYdmic>ŠCCup_link ¨disabledmcbsp@40122000ti,omap4-mcbsp†@ ÿI ÿØmpudma Nâcommonò€Ymcbsp1>Š!Š"Ctxrx¨okaydefault‘mcbsp@40124000ti,omap4-mcbsp†@@ÿI@ÿØmpudma Nâcommonò€Ymcbsp2>ŠŠCtxrx ¨disabledmcbsp@40126000ti,omap4-mcbsp†@`ÿI`ÿØmpudma Nâcommonò€Ymcbsp3>ŠŠCtxrx ¨disabledmcbsp@48096000ti,omap4-mcbsp†H `ÿØmpu Nâcommonò€Ymcbsp4>ŠŠ Ctxrx ¨disabledkeypad@4a31c000ti,omap4-keypad†J1À€ NxØmpuYkbddmm@4e000000 ti,omap4-dmm†N NqYdmmemif@4c000000 ti,emif-4d†L NnYemif1d !6emif@4d000000 ti,emif-4d†M NoYemif2d !6ocp2scp@4a0ad000ti,omap-ocp2scp†J ÐcYocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2†J ЀXI’›“¢wkupclkU••timer@4a318000ti,omap3430-timer†J1€€ N%Ytimer1`timer@48032000ti,omap3430-timer†H € N&Ytimer2timer@48034000ti,omap4430-timer†H@€ N'Ytimer3timer@48036000ti,omap4430-timer†H`€ N(Ytimer4timer@40138000ti,omap4430-timer†@€€I€€ N)Ytimer5otimer@4013a000ti,omap4430-timer†@ €I € N*Ytimer6otimer@4013c000ti,omap4430-timer†@À€IÀ€ N+Ytimer7otimer@4013e000ti,omap4430-timer†@à€Ià€ N,Ytimer8|otimer@4803e000ti,omap4430-timer†Hà€ N-Ytimer9|timer@48086000ti,omap3430-timer†H`€ N.Ytimer10|timer@48088000ti,omap4430-timer†H€€ N/Ytimer11|usbhstll@4a062000 ti,usbhs-tll†J  NN Yusb_tll_hsusbhshost@4a064000ti,usbhs-host†J@ Yusb_host_hsc ›UVX3¢refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ‰ehci-phyohci@4a064800ti,ohci-omap3†JH& NLehci@4a064c00 ti,ehci-omap†JL& NM””control-phy@4a002300ti,control-phy-usb2†J#Øpower’’control-phy@4a00233cti,control-phy-otghs†J#<Øotghs_control––usb_otg_hs@4a0ab000ti,omap4-musb†J °ÿN\]âmcdma Yusb_otg_hs™•”• ¡usb2-phy«¶¾ I–ÇÖ2aes@4b501000 ti,omap4-aesYaes†KP  NU>ŠoŠnCtxrxdes@480a5000 ti,omap4-desYdes†H P  NR>ŠuŠtCtxrxregulator-abb-mpu ti,abb-v2²abb_mpuÜ€› õ2¨okay†J0{ÐJ0`Øbase-addressint-addressx£èO€èû1Èregulator-abb-iva ti,abb-v2²abb_ivaÜ€› õ2 ¨disabled†J0{ØJ0`Øbase-addressint-addressdss@58000000 ti,omap4-dss†X€¨ok Ydss_core›—¢fckcdispc@58001000ti,omap4-dispc†X N Ydss_dispc›—¢fckencoder@58002000ti,omap4-rfbi†X  ¨disabled Ydss_rfbi›—˜¢fckickencoder@58003000ti,omap4-venc†X0 ¨disabled Ydss_venc›™¢fckencoder@58004000 ti,omap4-dsi†X@XB@XC Øprotophypll N5 ¨disabled Ydss_dsi1›—š ¢fcksys_clkencoder@58005000 ti,omap4-dsi†XPXR@XS Øprotophypll NT ¨disabled Ydss_dsi2›—š ¢fcksys_clkencoder@58006000ti,omap4-hdmi †X`XbXcXdØwppllphycore Ne¨ok Ydss_hdmi››š ¢fcksys_clk>ŠL Caudio_txdefaultœportendpoint"¦¦bandgap†J"`J#,ti,omap4430-bandgap2žžthermal-zonescpu_thermalHú^èlžtripscpu_alert|† ˆÐpassiveŸŸcpu_crit|èHˆÐ criticalcooling-mapsmap0“Ÿ ˜ ÿÿÿÿÿÿÿÿsoundti,abe-twl6040§DuoVero°Ið½¡Æ¢aÑHeadset StereophoneHSOLHeadset StereophoneHSORHSMICHeadset MicHeadset MicHeadset Mic Biashsusb1_phyusb-nop-xceiv âdefault£›v ¢main_clkw$ø””w2cbw0015_vmmcdefault¤regulator-fixed ²w2cbw0015Á-ÆÀÙ-ÆÀ ø îpÿleds gpio-ledsled0 duovero:blue:led0 è¥ heartbeatgpio_keys gpio-keysbutton0@121 button0 - è¥ 8connector@0hdmi-connector hdmid Hportendpoint"¦regulator-vddvarioregulator-fixed ²vddvarioÂ}}regulator-vdd33aregulator-fixed²vdd33aÂ~~ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodsranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initbank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressphy-modegpmc,adv-on-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,sync-readgpmc,sync-writegpmc,clk-activation-nsgpmc,sync-clk-psinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highpagesizeti,spi-num-csdmasdma-namesti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,bus-widthti,non-removablestatuscap-power-off-cardti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cellsti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_inforemote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosstartup-delay-usregulator-boot-onlabellinux,default-triggerlinux,codegpio-key,wakeuphpd-gpios