Ð þíØ78Ðè(OаCvariscite,var-stk-om44variscite,var-som-om44ti,omap4460ti,omap4&7Variscite VAR-STK-OM44chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector@0memoryzmemory†€@cpuscpu@0arm,cortex-a9zcpuŠ†›¢cpu®“à¼W0£è ®`O€ ÀèÍßñ¨¨cpu@1arm,cortex-a9zcpuŠ†interrupt-controller@48241000arm,cortex-a9-gic#†H$H$l2-cache-controller@48242000arm,pl310-cache†H$ 4Blocal-timer@48240600arm,cortex-a9-twd-timer›†H$  N socti,omap-inframpu ti,omap4-mpuYmpudsp ti,omap3-c64Ydspiva ti,ivahdYivaocpti,omap4-l3-nocsimple-buscYl3_main_1l3_main_2l3_main_3†DD€ EN  cm1@4a004000 ti,omap4-cm1†J@ clocksextalt_clkin_ckj fixed-clockw„DÀIIpad_clks_src_ckj fixed-clockw·pad_clks_ckjti,gate-clock›‡†$$pad_slimbus_core_clks_ckj fixed-clockw·UUsecure_32k_clk_src_ckj fixed-clockw€slimbus_src_clkj fixed-clockw·slimbus_clkjti,gate-clock›‡ †%%sys_32k_ckj fixed-clockw€**virt_12000000_ckj fixed-clockw·++virt_13000000_ckj fixed-clockwÆ]@,,virt_16800000_ckj fixed-clockwY--virt_19200000_ckj fixed-clockw$ø..virt_26000000_ckj fixed-clockwŒº€//virt_27000000_ckj fixed-clockw›üÀ00virt_38400000_ckj fixed-clockwIð11tie_low_clock_ckj fixed-clockw66utmi_phy_clkout_ckj fixed-clockw“‡[[xclk60mhsp1_ckj fixed-clockw“‡WWxclk60mhsp2_ckj fixed-clockw“‡YYxclk60motg_ckj fixed-clockw“‡\\dpll_abe_ckjti,omap4-dpll-m4xen-clock›†àäìè  dpll_abe_x2_ckjti,omap4-dpll-x2-clock› †ð  dpll_abe_m2x2_ckjti,divider-clock› ”Ÿ†ð±È  abe_24m_fclkjfixed-factor-clock› ßê  abe_clkjti,divider-clock› ”†ô  aess_fclkjti,divider-clock› ‡”†(dpll_abe_m3x2_ckjti,divider-clock› ”Ÿ†ô±Ècore_hsd_byp_clk_mux_ckj ti,mux-clock› ‡†,dpll_core_ckjti,omap4-dpll-core-clock› † $,(dpll_core_x2_ckjti,omap4-dpll-x2-clock›dpll_core_m6x2_ckjti,divider-clock›”Ÿ†@±È55dpll_core_m2_ckjti,divider-clock›”Ÿ†0±Èddrphy_ckjfixed-factor-clock›ßêdpll_core_m5x2_ckjti,divider-clock›”Ÿ†<±Èdiv_core_ckjti,divider-clock›†”div_iva_hs_clkjti,divider-clock›”†Üôdiv_mpu_hs_clkjti,divider-clock›”†œôdpll_core_m4x2_ckjti,divider-clock›”Ÿ†8±Èdll_clk_div_ckjfixed-factor-clock›ßêdpll_abe_m2_ckjti,divider-clock› ”†ð±dpll_core_m3x2_gate_ckj ti,composite-no-wait-gate-clock›‡†4dpll_core_m3x2_div_ckjti,composite-divider-clock›”†4±dpll_core_m3x2_ckjti,composite-clock›``dpll_core_m7x2_ckjti,divider-clock›”Ÿ†D±ÈLLiva_hsd_byp_clk_mux_ckj ti,mux-clock› ‡†¬dpll_iva_ckjti,omap4-dpll-clock› † ¤¬¨dpll_iva_x2_ckjti,omap4-dpll-x2-clock›dpll_iva_m4x2_ckjti,divider-clock›”Ÿ†¸±Èdpll_iva_m5x2_ckjti,divider-clock›”Ÿ†¼±Èdpll_mpu_ckjti,omap4-dpll-clock› †`dlhdpll_mpu_m2_ckjti,divider-clock›”Ÿ†p±Èper_hs_clk_div_ckjfixed-factor-clock›ßê==usb_hs_clk_div_ckjfixed-factor-clock›ßêCCl3_div_ckjti,divider-clock›‡”†l4_div_ckjti,divider-clock›‡”†^^lp_clk_div_ckjfixed-factor-clock› ßê22mpu_periphclkjfixed-factor-clock›ßêocp_abe_iclkjti,divider-clock›‡†( per_abe_24m_fclkjfixed-factor-clock›ßêSSdmic_sync_mux_ckj ti,mux-clock › !"‡†8##func_dmic_abe_gfclkj ti,mux-clock ›#$%‡†8mcasp_sync_mux_ckj ti,mux-clock › !"‡†@&&func_mcasp_abe_gfclkj ti,mux-clock ›&$%‡†@mcbsp1_sync_mux_ckj ti,mux-clock › !"‡†H''func_mcbsp1_gfclkj ti,mux-clock ›'$%‡†Hmcbsp2_sync_mux_ckj ti,mux-clock › !"‡†P((func_mcbsp2_gfclkj ti,mux-clock ›($%‡†Pmcbsp3_sync_mux_ckj ti,mux-clock › !"‡†X))func_mcbsp3_gfclkj ti,mux-clock ›)$%‡†Xslimbus1_fclk_1jti,gate-clock›"‡ †`slimbus1_fclk_0jti,gate-clock› ‡†`slimbus1_fclk_2jti,gate-clock›$‡ †`slimbus1_slimbus_clkjti,gate-clock›%‡ †`timer5_sync_muxj ti,mux-clock›!*‡†htimer6_sync_muxj ti,mux-clock›!*‡†ptimer7_sync_muxj ti,mux-clock›!*‡†xtimer8_sync_muxj ti,mux-clock›!*‡†€dummy_ckj fixed-clockwclockdomainsprm@4a306000 ti,omap4-prm†J0`0clockssys_clkin_ckj ti,mux-clock›+,-./01†±  abe_dpll_bypass_clk_mux_ckj ti,mux-clock› *‡†abe_dpll_refclk_mux_ckj ti,mux-clock› *† dbgclk_mux_ckjfixed-factor-clock› ßêl4_wkup_clk_mux_ckj ti,mux-clock› 2†::syc_clk_div_ckjti,divider-clock› †”!!gpio1_dbclkjti,gate-clock›*‡†8dmt1_clk_muxj ti,mux-clock› *‡†@usim_ckjti,divider-clock›3‡†X 44usim_fclkjti,gate-clock›4‡†Xpmd_stm_clock_mux_ckj ti,mux-clock › 56‡† 77pmd_trace_clk_mux_ckj ti,mux-clock › 56‡† 88stm_clk_div_ckjti,divider-clock›7‡”@† ôtrace_clk_div_div_ckjti,divider-clock›8‡†  99trace_clk_div_ckjti,clkdm-gate-clock›9<<div_ts_ckjti,divider-clock›:‡†ˆ   ;;bandgap_ts_fclkjti,gate-clock›;‡†ˆclockdomainsemu_sys_clkdmti,clockdomain›<cm2@4a008000 ti,omap4-cm2†J€0clocksper_hsd_byp_clk_mux_ckj ti,mux-clock› =‡†L>>dpll_per_ckjti,omap4-dpll-clock› >†@DLH??dpll_per_m2_ckjti,divider-clock›?”†P±GGdpll_per_x2_ckjti,omap4-dpll-x2-clock›?†P@@dpll_per_m2x2_ckjti,divider-clock›@”Ÿ†P±ÈFFdpll_per_m3x2_gate_ckj ti,composite-no-wait-gate-clock›@‡†TAAdpll_per_m3x2_div_ckjti,composite-divider-clock›@”†T±BBdpll_per_m3x2_ckjti,composite-clock›ABaadpll_per_m4x2_ckjti,divider-clock›@”Ÿ†X±È33dpll_per_m5x2_ckjti,divider-clock›@”Ÿ†\±ÈJJdpll_per_m6x2_ckjti,divider-clock›@”Ÿ†`±ÈEEdpll_per_m7x2_ckjti,divider-clock›@”Ÿ†d±ÈMMdpll_usb_ckjti,omap4-dpll-j-type-clock› C†€„ŒˆDDdpll_usb_clkdcoldo_ckjti,fixed-factor-clock›DŸ†´#Èdpll_usb_m2_ckjti,divider-clock›D”Ÿ†±ÈHHducati_clk_mux_ckj ti,mux-clock›E†func_12m_fclkjfixed-factor-clock›Fßêfunc_24m_clkjfixed-factor-clock›Gßê""func_24mc_fclkjfixed-factor-clock›FßêTTfunc_48m_fclkjti,divider-clock›F† RRfunc_48mc_fclkjfixed-factor-clock›FßêKKfunc_64m_fclkjti,divider-clock›3† QQfunc_96m_fclkjti,divider-clock›F† NNinit_60m_fclkjti,divider-clock›H† VVper_abe_nc_fclkjti,divider-clock›†”OOaes1_fckjti,gate-clock›‡† aes2_fckjti,gate-clock›‡†¨dss_sys_clkjti,gate-clock›!‡ †   dss_tv_clkjti,gate-clock›I‡ † ŸŸdss_dss_clkjti,gate-clock›J‡† 1dss_48mhz_clkjti,gate-clock›K‡ † ¡¡dss_fckjti,gate-clock›‡† žžfdif_fckjti,divider-clock›3‡”†(ôgpio2_dbclkjti,gate-clock›*‡†`gpio3_dbclkjti,gate-clock›*‡†hgpio4_dbclkjti,gate-clock›*‡†pgpio5_dbclkjti,gate-clock›*‡†xgpio6_dbclkjti,gate-clock›*‡†€sgx_clk_muxj ti,mux-clock›LM‡† hsi_fckjti,divider-clock›F‡”†8ôiss_ctrlclkjti,gate-clock›N‡† mcbsp4_sync_mux_ckj ti,mux-clock›NO‡†àPPper_mcbsp4_gfclkj ti,mux-clock›P$‡†àhsmmc1_fclkj ti,mux-clock›QN‡†(hsmmc2_fclkj ti,mux-clock›QN‡†0ocp2scp_usb_phy_phy_48mjti,gate-clock›R‡†àsha2md5_fckjti,gate-clock›‡†Èslimbus2_fclk_1jti,gate-clock›S‡ †8slimbus2_fclk_0jti,gate-clock›T‡†8slimbus2_slimbus_clkjti,gate-clock›U‡ †8smartreflex_core_fckjti,gate-clock›:‡†8smartreflex_iva_fckjti,gate-clock›:‡†0smartreflex_mpu_fckjti,gate-clock›:‡†(cm2_dm10_muxj ti,mux-clock› *‡†(cm2_dm11_muxj ti,mux-clock› *‡†0cm2_dm2_muxj ti,mux-clock› *‡†8cm2_dm3_muxj ti,mux-clock› *‡†@cm2_dm4_muxj ti,mux-clock› *‡†Hcm2_dm9_muxj ti,mux-clock› *‡†Pusb_host_fs_fckjti,gate-clock›K‡†Ð__utmi_p1_gfclkj ti,mux-clock›VW‡†XXXusb_host_hs_utmi_p1_clkjti,gate-clock›X‡†Xutmi_p2_gfclkj ti,mux-clock›VY‡†XZZusb_host_hs_utmi_p2_clkjti,gate-clock›Z‡ †Xusb_host_hs_utmi_p3_clkjti,gate-clock›V‡ †Xusb_host_hs_hsic480m_p1_clkjti,gate-clock›H‡ †Xusb_host_hs_hsic60m_p1_clkjti,gate-clock›V‡ †Xusb_host_hs_hsic60m_p2_clkjti,gate-clock›V‡ †Xusb_host_hs_hsic480m_p2_clkjti,gate-clock›H‡†Xusb_host_hs_func48mclkjti,gate-clock›K‡†Xusb_host_hs_fckjti,gate-clock›V‡†Xotg_60m_gfclkj ti,mux-clock›[\‡†`]]usb_otg_hs_xclkjti,gate-clock›]‡†`usb_otg_hs_ickjti,gate-clock›‡†`usb_phy_cm_clk32kjti,gate-clock›*‡†@™™usb_tll_hs_usb_ch2_clkjti,gate-clock›V‡ †husb_tll_hs_usb_ch0_clkjti,gate-clock›V‡†husb_tll_hs_usb_ch1_clkjti,gate-clock›V‡ †husb_tll_hs_ickjti,gate-clock›^‡†hclockdomainsl3_init_clkdmti,clockdomain›D_scrm@4a30a000ti,omap4-scrm†J0  clocksauxclk0_src_gate_ckj ti,composite-no-wait-gate-clock›`‡†bbauxclk0_src_mux_ckjti,composite-mux-clock › `a‡†ccauxclk0_src_ckjti,composite-clock›bcddauxclk0_ckjti,divider-clock›d‡”†ttauxclk1_src_gate_ckj ti,composite-no-wait-gate-clock›`‡†eeauxclk1_src_mux_ckjti,composite-mux-clock › `a‡†ffauxclk1_src_ckjti,composite-clock›efggauxclk1_ckjti,divider-clock›g‡”†uuauxclk2_src_gate_ckj ti,composite-no-wait-gate-clock›`‡†hhauxclk2_src_mux_ckjti,composite-mux-clock › `a‡†iiauxclk2_src_ckjti,composite-clock›hijjauxclk2_ckjti,divider-clock›j‡”†vvauxclk3_src_gate_ckj ti,composite-no-wait-gate-clock›`‡†kkauxclk3_src_mux_ckjti,composite-mux-clock › `a‡†llauxclk3_src_ckjti,composite-clock›klmmauxclk3_ckjti,divider-clock›m‡”†wwauxclk4_src_gate_ckj ti,composite-no-wait-gate-clock›`‡† nnauxclk4_src_mux_ckjti,composite-mux-clock › `a‡† ooauxclk4_src_ckjti,composite-clock›noppauxclk4_ckjti,divider-clock›p‡”† xxauxclk5_src_gate_ckj ti,composite-no-wait-gate-clock›`‡†$qqauxclk5_src_mux_ckjti,composite-mux-clock › `a‡†$rrauxclk5_src_ckjti,composite-clock›qrssauxclk5_ckjti,divider-clock›s‡”†$yyauxclkreq0_ckj ti,mux-clock›tuvwxy‡†auxclkreq1_ckj ti,mux-clock›tuvwxy‡†auxclkreq2_ckj ti,mux-clock›tuvwxy‡†auxclkreq3_ckj ti,mux-clock›tuvwxy‡†auxclkreq4_ckj ti,mux-clock›tuvwxy‡† auxclkreq5_ckj ti,mux-clock›tuvwxy‡†$clockdomainscounter@4a304000ti,omap-counter32k†J0@  Ycounter_32kpinmux@4a100040 ti,omap4-padconfpinctrl-single†J@–#Dbÿdefaultzpinmux_twl6040_pins—\`……pinmux_mcpdm_pins(—ÆÈÊÌΗ—pinmux_tsc2004_pins—PRŠŠpinmux_uart3_pins —€€pinmux_hsusbb1_pins`—‚ „† ˆ Š Œ Ž  ’ ” – ˜ zzpinmux_hsusbb1_phy_rst_pins—L¬¬pinmux_i2c1_pins—âäpinmux_i2c3_pins—ê쉉pinmux_mmc1_pins0—¢¤¦¨ª¬‘‘pinmux_twl6030_pins—^A‚‚pinmux_uart2_pins —ØÚÜÞpinmux_wl12xx_ctrl_pins—"$&­­pinmux_mmc4_pins0—““pinmux_uart1_pins —üþæè~~pinmux_mcspi1_pins —òôöøŽŽpinmux_mcsasp_pins—¸pinmux_dss_dpi_pinsà—"$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’”pinmux_dss_hdmi_pins—Z\^¢¢pinmux_i2c4_pins—îðŒŒpinmux_mmc5_pins8—¶  ••pinmux_gpio_led_pins—>@¯¯pinmux_gpio_key_pins—b°°pinmux_ks8851_irq_pins—<pinmux_hdmi_hpd_pins—X ±±pinmux_backlight_pins—Öpinmux@4a31e040 ti,omap4-padconfpinctrl-single†J1à@8#Dbÿdefault{|pinmux_hsusbb1_phy_clk_pins—««pinmux_hsusbb1_hub_rst_pins—{{pinmux_lan7500_rst_pins—||pinmux_twl6030_wkup_pins—ƒƒtisyscon@4a1005a0syscon†J p}}pbias_regulatorti,pbias-omap†`«}pbias_mmc_omap4²pbias_mmc_omap4Áw@Ù-ÆÀdma-controller@4a056000ti,omap4430-sdma†J`0N  ñü  gpio@4a310000ti,omap4-gpio†J1 NYgpio1*:#gpio@48055000ti,omap4-gpio†HP NYgpio2*:#®®gpio@48057000ti,omap4-gpio†Hp NYgpio3*:#¥¥gpio@48059000ti,omap4-gpio†H N Ygpio4*:#‹‹gpio@4805b000ti,omap4-gpio†H° N!Ygpio5*:#gpio@4805d000ti,omap4-gpio†HÐ N"Ygpio6*:#††gpmc@50000000ti,omap4430-gpmc†P NFRYgpmcd›¢fck wdisabledserial@4806a000ti,omap4-uart†H  NHYuart1wÜlwokaydefault~serial@4806c000ti,omap4-uart†HÀ~IYuart2wÜlwokaydefaultserial@48020000ti,omap4-uart†H~JYuart3wÜldefault€wokayserial@4806e000ti,omap4-uart†Hà~FYuart4wÜl wdisabledspinlock@4a0f6000ti,omap4-hwspinlock†J` Yspinlock’i2c@48070000 ti,omap4-i2c†H N8Yi2c1defaultwokayw€twl@48†H N& ti,twl6030#default‚ƒrtcti,twl4030-rtcN regulator-vaux1ti,twl6030-vaux1ÁB@Ù-ÆÀregulator-vaux2ti,twl6030-vaux2ÁO€Ù*¹€regulator-vaux3ti,twl6030-vaux3ÁB@Ù-ÆÀregulator-vmmcti,twl6030-vmmcÁO€Ù-ÆÀ’’regulator-vppti,twl6030-vppÁw@Ù&% regulator-vusimti,twl6030-vusimÁ-ÆÀÙ-ÆÀ regulator-vdacti,twl6030-vdac££regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio regulator-vusbti,twl6030-vusb„„regulator-v1v8ti,twl6030-v1v8 ‡‡regulator-v2v1ti,twl6030-v2v1 ˆˆregulator-clk32kgti,twl6030-clk32kgusb-comparatorti,twl6030-usbN ´„pwmti,twl6030-pwm¿pwmledti,twl6030-pwmled¿twl@4b ti,twl6040†Kdefault… Nw& ʆÛ‡æˆòªªi2c@48072000 ti,omap4-i2c†H  N9Yi2c2 wdisabledi2c@48060000 ti,omap4-i2c†H N=Yi2c3default‰wokayw€tsc2004@48 ti,tsc2004†HdefaultŠ&‹N wdisabledtmp105@49 ti,tmp105†Ieeprom@50microchip,24c32†Pi2c@48350000 ti,omap4-i2c†H5 N>Yi2c4wokaydefaultŒw€spi@48098000ti,omap4-mcspi†H € NAYmcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3wokaydefaultŽeth@0ks8851default"n6†&†N spi@4809a000ti,omap4-mcspi†H   NBYmcspi2 +,-.tx0rx0tx1rx1 wdisabledspi@480b8000ti,omap4-mcspi†H € N[Ymcspi3tx0rx0 wdisabledspi@480ba000ti,omap4-mcspi†H   N0Ymcspi4FGtx0rx0 wdisabledmmc@4809c000ti,omap4-hsmmc†H À NSYmmc14A=>txrxXdefault‘e’q{wokaymmc@480b4000ti,omap4-hsmmc†H @ NVYmmc2A/0txrx wdisabledmmc@480ad000ti,omap4-hsmmc†H Ð N^Ymmc3AMNtxrx wdisabledmmc@480d1000ti,omap4-hsmmc†H  N`Ymmc4A9:txrxwokaydefault“e”~qŒmmc@480d5000ti,omap4-hsmmc†H P N;Ymmc5A;<txrxwokaydefault•e–q Ÿ‹mmu@4a066000ti,omap4-iommu†J` NYmmu_dspmmu@55082000ti,omap4-iommu†U  NdYmmu_ipu¨wdt@4a314000ti,omap4-wdtti,omap3-wdt†J1@€ NP Ywd_timer2mcpdm@40132000ti,omap4-mcpdm†@ I ¾mpudma NpYmcpdmABup_linkdn_linkwokaydefault—©©dmic@4012e000ti,omap4-dmic†@àIà¾mpudma NrYdmicCup_link wdisabledmcbsp@40122000ti,omap4-mcbsp†@ ÿI ÿ¾mpudma NÈcommonØ€Ymcbsp1!"txrx wdisabledmcbsp@40124000ti,omap4-mcbsp†@@ÿI@ÿ¾mpudma NÈcommonØ€Ymcbsp2txrx wdisabledmcbsp@40126000ti,omap4-mcbsp†@`ÿI`ÿ¾mpudma NÈcommonØ€Ymcbsp3txrx wdisabledmcbsp@48096000ti,omap4-mcbsp†H `ÿ¾mpu NÈcommonØ€Ymcbsp4 txrx wdisabledkeypad@4a31c000ti,omap4-keypad†J1À€ Nx¾mpuYkbd wdisableddmm@4e000000 ti,omap4-dmm†N NqYdmmemif@4c000000 ti,emif-4d†L NnYemif1dçðemif@4d000000 ti,emif-4d†M NoYemif2dçðocp2scp@4a0ad000ti,omap-ocp2scp†J ÐcYocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2†J ЀX/˜›™¢wkupclk;››timer@4a318000ti,omap3430-timer†J1€€ N%Ytimer1Ftimer@48032000ti,omap3430-timer†H € N&Ytimer2timer@48034000ti,omap4430-timer†H@€ N'Ytimer3timer@48036000ti,omap4430-timer†H`€ N(Ytimer4timer@40138000ti,omap4430-timer†@€€I€€ N)Ytimer5Utimer@4013a000ti,omap4430-timer†@ €I € N*Ytimer6Utimer@4013c000ti,omap4430-timer†@À€IÀ€ N+Ytimer7Utimer@4013e000ti,omap4430-timer†@à€Ià€ N,Ytimer8bUtimer@4803e000ti,omap4430-timer†Hà€ N-Ytimer9btimer@48086000ti,omap3430-timer†H`€ N.Ytimer10btimer@48088000ti,omap4430-timer†H€€ N/Ytimer11busbhstll@4a062000 ti,usbhs-tll†J  NN Yusb_tll_hsusbhshost@4a064000ti,usbhs-host†J@ Yusb_host_hsc ›VWY3¢refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 oehci-phyohci@4a064800ti,ohci-omap3†JH& NLehci@4a064c00 ti,ehci-omap†JL& NMzšcontrol-phy@4a002300ti,control-phy-usb2†J#¾power˜˜control-phy@4a00233cti,control-phy-otghs†J#<¾otghs_controlœœusb_otg_hs@4a0ab000ti,omap4-musb†J °ÿN\]Èmcdma Yusb_otg_hs›z› ‡usb2-phy‘œ¤ /œ­u¼2aes@4b501000 ti,omap4-aesYaes†KP  NUontxrxdes@480a5000 ti,omap4-desYdes†H P  NRuttxrxregulator-abb-mpu ti,abb-v2²abb_mpu€› Û2ìwokay†J0{ÐJ0`J"h'¾base-addressint-addressefuse-addressxü£èO€èû1Èregulator-abb-iva ti,abb-v2²abb_iva€› Û2ìwokay†J0{ØJ0`J"h'¾base-addressint-addressefuse-addressxü~ðe ²ø ûÿdss@58000000 ti,omap4-dss†X€wokay Ydss_core›¢fckcdispc@58001000ti,omap4-dispc†X N Ydss_dispc›¢fckencoder@58002000ti,omap4-rfbi†X  wdisabled Ydss_rfbi›ž¢fckickencoder@58003000ti,omap4-venc†X0 wdisabled Ydss_venc›Ÿ¢fckencoder@58004000 ti,omap4-dsi†X@XB@XC ¾protophypll N5 wdisabled Ydss_dsi1›  ¢fcksys_clkencoder@58005000 ti,omap4-dsi†XPXR@XS ¾protophypll NT wdisabled Ydss_dsi2›  ¢fcksys_clkencoder@58006000ti,omap4-hdmi †X`XbXcXd¾wppllphycore Newokay Ydss_hdmi›¡  ¢fcksys_clkL audio_txdefault¢£portendpoint¤²²bandgap†J"`J#,J#xti,omap4460-bandgap N~ ¢¥$¦¦pmuarm,cortex-a9-pmuN67Ydebugssthermal-zonescpu_thermal:úPè^¦tripscpu_alertn† zÐpassive§§cpu_critnèHzÐ criticalcooling-mapsmap0…§ Š¨ÿÿÿÿÿÿÿÿsound@0ti,abe-twl6040 ™VAR-SOM-OM44¢I𯩸ªLÃHeadset StereophoneHSOLHeadset StereophoneHSORAFMLLine InAFMRLine Inhsusb1_phyusb-nop-xceivdefault«¬ Ô†à–›w ¢main_clkw$øššfixedregulator-vbatregulator-fixed²VBATÁ2Z Ù2Z  ë––wl12xx_vmmcdefault­regulator-fixed²vwl1271Áw@Ùw@ Ö® ýpò””leds gpio-ledsdefault¯led0var:green:led0 ¢†  heartbeatled1var:green:led1 ¢† gpio-keys gpio-keysdefault°user-key@184user ¢†*5connector@0hdmi-connectordefault±hdmia E®portendpoint²¤¤ #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodsranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cells#dma-channels#dma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initstatusinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csdmasdma-namesspi-max-frequencyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardcd-gpiosti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cellsti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosvcc-supplyregulator-boot-onstartup-delay-uslabellinux,default-triggerlinux,codegpio-key,wakeuphpd-gpios