481H(1$Phytec pca100 rapid development kit6!phytec,imx27-pca100-rdkphytec,imx27-pca100fsl,imx27chosen#,/soc/aipi@10000000/serial@1000a000aliases%8/soc/aipi@10020000/ethernet@1002b0001B/soc/aipi@10000000/iomuxc@10015000/gpio@100150001H/soc/aipi@10000000/iomuxc@10015000/gpio@100151001N/soc/aipi@10000000/iomuxc@10015000/gpio@100152001T/soc/aipi@10000000/iomuxc@10015000/gpio@100153001Z/soc/aipi@10000000/iomuxc@10015000/gpio@100154001`/soc/aipi@10000000/iomuxc@10015000/gpio@10015500 f/soc/aipi@10000000/i2c@10012000 k/soc/aipi@10000000/i2c@1001d000#p/soc/aipi@10000000/serial@1000a000#x/soc/aipi@10000000/serial@1000b000#/soc/aipi@10000000/serial@1000c000#/soc/aipi@10000000/serial@1000d000#/soc/aipi@10000000/serial@1001b000#/soc/aipi@10000000/serial@1001c000!/soc/aipi@10000000/cspi@1000e000!/soc/aipi@10000000/cspi@1000f000!/soc/aipi@10000000/cspi@10017000memorymemoryaitc-interrupt-controller@e0000000!fsl,imx27-aitcfsl,avicclocksosc26m!fsl,imx-osc26mfixed-clockcpuscpu@0cpu!arm,arm926ej-s  !$/6soc !simple-busHYaipi@10000000!fsl,aipi-bussimple-busYdma@10001000!fsl,imx27-dma` /2Fkipgahbwwdog@10002000!fsl,imx27-wdtfsl,imx21-wdt `/Jtimer@10003000!fsl,imx27-gptfsl,imx1-gpt0`/.=kipgpertimer@10004000!fsl,imx27-gptfsl,imx1-gpt@`/-=kipgpertimer@10005000!fsl,imx27-gptfsl,imx1-gptP`/,=kipgperpwm@10006000!fsl,imx27-pwm``/"=kipgperkpp@10008000!fsl,imx27-kppfsl,imx21-kpp`/% disabledowire@10009000 !fsl,imx27-owirefsl,imx21-owire/#okaydefaultserial@1000a000!fsl,imx27-uartfsl,imx21-uart`/Q=kipgperokaydefaultserial@1000b000!fsl,imx27-uartfsl,imx21-uart`/P=kipgperokaydefaultserial@1000c000!fsl,imx27-uartfsl,imx21-uart`/O=kipgperokaydefaultserial@1000d000!fsl,imx27-uartfsl,imx21-uart`/N=kipgper disabledcspi@1000e000!fsl,imx27-cspi`/5<kipgperokaycspi@1000f000!fsl,imx27-cspi`/4<kipgper disabledssi@10010000!fsl,imx27-ssifsl,imx21-ssi`/   rx0tx0rx1tx1 disabledssi@10011000!fsl,imx27-ssifsl,imx21-ssi` /    rx0tx0rx1tx1 disabledi2c@10012000!fsl,imx27-i2cfsl,imx21-i2c ` /(okaydefault rtc@51 !nxp,pcf8563Qadc@64!maxim,max1037 dsdhci@10013000!fsl,imx27-mmcfsl,imx21-mmc0` /<kipgperrx-tx disabledsdhci@10014000!fsl,imx27-mmcfsl,imx21-mmc@` /<kipgperrx-txokaydefault  ) iomuxc@10015000!fsl,imx27-iomuxcPYgpio@10015000!fsl,imx27-gpiofsl,imx21-gpioP`2Bgpio@10015100!fsl,imx27-gpiofsl,imx21-gpioQ`2Bgpio@10015200!fsl,imx27-gpiofsl,imx21-gpioR`2B  gpio@10015300!fsl,imx27-gpiofsl,imx21-gpioS`2Bgpio@10015400!fsl,imx27-gpiofsl,imx21-gpioT`2Bgpio@10015500!fsl,imx27-gpiofsl,imx21-gpioU`2Bimx27-phycard-s-somfec1grpN`abcdefghijklmnopi2c2grpNEF  nfcgrpTNimx27-phycard-s-rdki2c1grpNEF  owire1grp Nsdhc2grpTN)($%&']2  uart1grp0Nuart2grp0Nuart3grp0Naudmux@10016000"!fsl,imx27-audmuxfsl,imx21-audmux`/kaudmux disabledcspi@10017000!fsl,imx27-cspip`/3<kipgper disabledtimer@10019000!fsl,imx27-gptfsl,imx1-gpt`/+=kipgpertimer@1001a000!fsl,imx27-gptfsl,imx1-gpt`/*=kipgperserial@1001b000!fsl,imx27-uartfsl,imx21-uart`1/M=kipgper disabledserial@1001c000!fsl,imx27-uartfsl,imx21-uart`0/N=kipgper disabledi2c@1001d000!fsl,imx27-i2cfsl,imx21-i2c`/'okaydefault at24@52 !at,24c32W Rsdhci@1001e000!fsl,imx27-mmcfsl,imx21-mmc` /<kipgper$rx-tx disabledtimer@1001f000!fsl,imx27-gptfsl,imx1-gpt`/)=kipgperaipi@10020000!fsl,aipi-bussimple-busYfb@10021000!fsl,imx27-fbfsl,imx21-fb`=/$A; kipgahbperokay`coda@10023000!fsl,imx27-vpu0`5/9Bkperahbhusb@10024000!fsl,imx27-usb@`8/Km disabledusb@10024200!fsl,imx27-usbB`6/Km disabledusb@10024400!fsl,imx27-usbD`7/Km disabledusbmisc@10024600y!fsl,imx27-usbmiscF/>sahara@10025000!fsl,imx27-saharaP`;/ @kipgahbccm@10027000!fsl,imx27-ccmpiim@10028000!fsl,imx27-iim`>/&ethernet@1002b000!fsl,imx27-fec`2/0Ckipgahbokaydefaultnand@d8000000!fsl,imx27-nand`/6okaydefaulthwweim@d8002000!fsl,imx27-weim /`Y disablediram@ffff4c00 !mmio-sramLdisplayPrimeview-PD050VL1Ȁdisplay-timings640x480p$  !!$}x@regulators !simple-busregulator@0!regulator-fixed.3V3=2ZU2Zm   #address-cells#size-cellsmodelcompatiblestdout-pathethernet0gpio0gpio1gpio2gpio3gpio4gpio5i2c0i2c1serial0serial1serial2serial3serial4serial5spi0spi1spi2device_typereginterrupt-controller#interrupt-cellslinux,phandle#clock-cellsclock-frequencyoperating-pointsclock-latencyclocksvoltage-toleranceinterrupt-parentrangesinterruptsclock-names#dma-cells#dma-channels#pwm-cellsstatuspinctrl-namespinctrl-0fsl,uart-has-rtsctsfsl,spi-num-chipselectscs-gpios#sound-dai-cellsdmasdma-namesfsl,fifo-depthvcc-supplycd-gpiosgpio-controller#gpio-cellsfsl,pinspagesizedisplayiramfsl,usbmisc#index-cellsnand-bus-widthnand-ecc-modenand-on-flash-bbtnative-modebits-per-pixelfsl,pcrhactivevactivehback-porchhfront-porchhsync-lenvback-porchvfront-porchvsync-lenregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on