Ð þíg'8at(³a<%Ka-Ro electronics TX53 module (LVDS)!karo,tx53fsl,imx53chosenaliases%,/soc/aips@60000000/ethernet@63fec000!6/soc/aips@50000000/gpio@53f84000!€"“okayÖdefaultä,M€ds1339@68!dallas,ds1339hÖdefaultä-].ussi@63fcc000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssicüÀ@u€0 5:rxtxDS“okay i2s-slave"/2>8>audmux@63fd0000"!fsl,imx53-audmuxfsl,imx31-audmuxcý@“okayÖdefaultä0nand@63fdb000!fsl,imx53-nandcý°÷ÿu€<“okayÖdefaultä1/>hwLssi@63fe8000*!fsl,imx53-ssifsl,imx51-ssifsl,imx21-ssicþ€@u`€2 5./:rxtxDS/.-, “disabledethernet@63fec000!fsl,imx53-fecfsl,imx25-feccþÀ@uW€*** ‡ipgahbptp“okayÖdefaultä2^rmii g3w4‚ethernet-phy@0]u öethernet-phy2484tve@63ff0000!fsl,imx53-tvecÿu\€Et ‡tvedi_sel “disabledportendpoint¡528vpu@63ff4000!fsl,imx53-vpucÿ@u €@?‡perahbšŽ6sram@f8000000 !mmio-sramø€º2686gpio-keys !gpio-keysÖdefaultä7power “Power Button ¾8™t¤leds !gpio-ledsÖdefaultä9user “Heartbeat ¾ ´heartbeatregulators !simple-busregulator@0!regulator-fixedÊ2V5Ù&% ñ&% 2&8&regulator@1!regulator-fixedÊ3V3Ù2Z ñ2Z 2'8'regulator@2!regulator-fixed ÊCAN XCVRÙ2Z ñ2Z Ödefaultä:  .2#8#regulator@3!regulator-fixed Êusbh1_vbusÙLK@ñLK@Ödefaultä;  28regulator@4!regulator-fixed Êusbotg_vbusÙLK@ñLK@Ödefaultä<  =28regulator@5!regulator-fixed ÊLVDS0 POWERÙ2Z ñ2Z   !regulator@6!regulator-fixed ÊLVDS1 POWERÙ2Z ñ2Z   !sound0!karo,tx53-audio-sgtl5000fsl,imx-audio-sgtl5000tx53-audio-sgtl50003>B/8NMIC_INMic JackMic JackMic BiasHeadphone JackHP_OUT\ibacklight0!pwm-backlightv?¡ {'”ˆ  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdš2backlight1!pwm-backlightv@¡ {'”ˆ  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdš2 #address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2can0can1ipureg_can_xcvrusbh1usbotgdisplaylvds0lvds1device_typeregportsinterrupt-controller#interrupt-cellslinux,phandle#clock-cellsclock-frequencyinterrupt-parentrangesinterruptsclocksclock-namesstatusresetsremote-endpointbus-widthcd-gpiosfsl,wp-controllerpinctrl-namespinctrl-0fsl,uart-has-rtsctsfsl,spi-num-chipselectscs-gpiosspi-max-frequencydmasdma-namesfsl,fifo-depthfsl,ssi-dma-eventsfsl,usbmiscfsl,usbphyphy_typedr_modedisable-over-currentvbus-supply#index-cellsgpio-controller#gpio-cellsfsl,pinsgprfsl,data-mappingfsl,data-widthnative-modehactivevactivehback-porchhsync-lenhfront-porchvback-porchvsync-lenvfront-porchhsync-activevsync-activede-activepixelclk-active#pwm-cellsxceiver-supply#reset-cellsVDDA-supplyVDDIO-supplywakeup-gpioslinux,wakeup#dma-cellsfsl,sdma-ram-script-namefsl,modecodec-handlenand-bus-widthnand-ecc-modenand-on-flash-bbtphy-modephy-reset-gpiosphy-handlemac-addressiramlabellinux,codegpio-key,wakeuplinux,default-triggerregulator-nameregulator-min-microvoltregulator-max-microvoltgpioenable-active-highregulator-boot-onssi-controlleraudio-codecaudio-routingmux-int-portmux-ext-portpwmspower-supplybrightness-levelsdefault-brightness-level