8(Pti,omap3430-sdpti,omap3&7TI OMAP3430 SDPchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000memorydmemorypcpuscpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp simple-busph l3_mainaes@480c5000 ti,omap3-aesaespH PPprm@48306000 ti,omap3-prmpH0`@clocksvirt_16_8m_ck fixed-clockYosc_sys_ck ti,mux-clocktp @  sys_ckti,divider-clockt ppsys_clkout1ti,gate-clockt p pdpll3_x2_ckfixed-factor-clockt 'dpll3_m2x2_ckfixed-factor-clockt '  dpll4_x2_ckfixed-factor-clockt 'corex2_fckfixed-factor-clockt 'wkup_l4_ickfixed-factor-clockt'@@corex2_d3_fckfixed-factor-clockt'wwcorex2_d5_fckfixed-factor-clockt'xxclockdomainscm@48004000 ti,omap3-cmpH@@clocksdummy_apb_pclk fixed-clockomap_32k_fck fixed-clock00virt_12m_ck fixed-clockvirt_13m_ck fixed-clock]@virt_19200000_ck fixed-clock$virt_26000000_ck fixed-clockvirt_38_4m_ck fixed-clockIdpll4_ckti,omap3-dpll-per-clocktp D 0  dpll4_m2_ckti,divider-clockt ?p Hdpll4_m2x2_mul_ckfixed-factor-clockt'dpll4_m2x2_ckti,gate-clocktp 1omap_96m_alwon_fckfixed-factor-clockt'dpll3_ckti,omap3-dpll-core-clocktp @ 0  dpll3_m3_ckti,divider-clockt p@dpll3_m3x2_mul_ckfixed-factor-clockt'dpll3_m3x2_ckti,gate-clockt p 1emu_core_alwon_ckfixed-factor-clockt'TTsys_altclk fixed-clockmcbsp_clks fixed-clock77dpll3_m2_ckti,divider-clockt p @  core_ckfixed-factor-clockt 'dpll1_fckti,divider-clocktp @dpll1_ckti,omap3-dpll-clocktp  $ @ 4dpll1_x2_ckfixed-factor-clockt'dpll1_x2m2_ckti,divider-clocktp D,,cm_96m_fckfixed-factor-clockt'omap_96m_fck ti,mux-clocktp @55dpll4_m3_ckti,divider-clockt  p@dpll4_m3x2_mul_ckfixed-factor-clockt'dpll4_m3x2_ckti,gate-clocktp 1omap_54m_fck ti,mux-clocktp @((cm_96m_d2_fckfixed-factor-clockt'omap_48m_fck ti,mux-clocktp @  omap_12m_fckfixed-factor-clockt '99dpll4_m4_ckti,divider-clockt  p@!!dpll4_m4x2_mul_ckti,fixed-factor-clockt!GUb""dpll4_m4x2_ckti,gate-clockt"p 1b{{dpll4_m5_ckti,divider-clockt ?p@##dpll4_m5x2_mul_ckti,fixed-factor-clockt#GUb$$dpll4_m5x2_ckti,gate-clockt$p 1\\dpll4_m6_ckti,divider-clockt ?p@%%dpll4_m6x2_mul_ckfixed-factor-clockt%'&&dpll4_m6x2_ckti,gate-clockt&p 1''emu_per_alwon_ckfixed-factor-clockt''UUclkout2_src_gate_ck ti,composite-no-wait-gate-clocktp p))clkout2_src_mux_ckti,composite-mux-clockt(p p**clkout2_src_ckti,composite-clockt)*++sys_clkout2ti,divider-clockt+@p pumpu_ckfixed-factor-clockt,'--arm_fckti,divider-clockt-p $emu_mpu_alwon_ckfixed-factor-clockt-'VVl3_ickti,divider-clocktp @..l4_ickti,divider-clockt.p @//rm_ickti,divider-clockt/p @gpt10_gate_fckti,composite-gate-clockt p 11gpt10_mux_fckti,composite-mux-clockt0p @22gpt10_fckti,composite-clockt12gpt11_gate_fckti,composite-gate-clockt p 33gpt11_mux_fckti,composite-mux-clockt0p @44gpt11_fckti,composite-clockt34core_96m_fckfixed-factor-clockt5'66mmchs2_fckti,wait-gate-clockt6p mmchs1_fckti,wait-gate-clockt6p i2c3_fckti,wait-gate-clockt6p i2c2_fckti,wait-gate-clockt6p i2c1_fckti,wait-gate-clockt6p mcbsp5_gate_fckti,composite-gate-clockt7 p mcbsp1_gate_fckti,composite-gate-clockt7 p core_48m_fckfixed-factor-clockt '88mcspi4_fckti,wait-gate-clockt8p mcspi3_fckti,wait-gate-clockt8p mcspi2_fckti,wait-gate-clockt8p mcspi1_fckti,wait-gate-clockt8p uart2_fckti,wait-gate-clockt8p uart1_fckti,wait-gate-clockt8p  core_12m_fckfixed-factor-clockt9'::hdq_fckti,wait-gate-clockt:p core_l3_ickfixed-factor-clockt.';;sdrc_ickti,wait-gate-clockt;p ||gpmc_fckfixed-factor-clockt;'core_l4_ickfixed-factor-clockt/'<<mmchs2_ickti,omap3-interface-clockt<p mmchs1_ickti,omap3-interface-clockt<p hdq_ickti,omap3-interface-clockt<p mcspi4_ickti,omap3-interface-clockt<p mcspi3_ickti,omap3-interface-clockt<p mcspi2_ickti,omap3-interface-clockt<p mcspi1_ickti,omap3-interface-clockt<p i2c3_ickti,omap3-interface-clockt<p i2c2_ickti,omap3-interface-clockt<p i2c1_ickti,omap3-interface-clockt<p uart2_ickti,omap3-interface-clockt<p uart1_ickti,omap3-interface-clockt<p  gpt11_ickti,omap3-interface-clockt<p  gpt10_ickti,omap3-interface-clockt<p  mcbsp5_ickti,omap3-interface-clockt<p  mcbsp1_ickti,omap3-interface-clockt<p  omapctrl_ickti,omap3-interface-clockt<p dss_tv_fckti,gate-clockt(pdss_96m_fckti,gate-clockt5pdss2_alwon_fckti,gate-clocktpdummy_ck fixed-clockgpt1_gate_fckti,composite-gate-clocktp ==gpt1_mux_fckti,composite-mux-clockt0p @>>gpt1_fckti,composite-clockt=>aes2_ickti,omap3-interface-clockt<p wkup_32k_fckfixed-factor-clockt0'??gpio1_dbckti,gate-clockt?p sha12_ickti,omap3-interface-clockt<p wdt2_fckti,wait-gate-clockt?p wdt2_ickti,omap3-interface-clockt@p wdt1_ickti,omap3-interface-clockt@p gpio1_ickti,omap3-interface-clockt@p omap_32ksync_ickti,omap3-interface-clockt@p gpt12_ickti,omap3-interface-clockt@p gpt1_ickti,omap3-interface-clockt@p per_96m_fckfixed-factor-clockt'per_48m_fckfixed-factor-clockt 'AAuart3_fckti,wait-gate-clocktAp ~~gpt2_gate_fckti,composite-gate-clocktpBBgpt2_mux_fckti,composite-mux-clockt0p@CCgpt2_fckti,composite-clocktBCgpt3_gate_fckti,composite-gate-clocktpDDgpt3_mux_fckti,composite-mux-clockt0p@EEgpt3_fckti,composite-clocktDEgpt4_gate_fckti,composite-gate-clocktpFFgpt4_mux_fckti,composite-mux-clockt0p@GGgpt4_fckti,composite-clocktFGgpt5_gate_fckti,composite-gate-clocktpHHgpt5_mux_fckti,composite-mux-clockt0p@IIgpt5_fckti,composite-clocktHIgpt6_gate_fckti,composite-gate-clocktpJJgpt6_mux_fckti,composite-mux-clockt0p@KKgpt6_fckti,composite-clocktJKgpt7_gate_fckti,composite-gate-clocktpLLgpt7_mux_fckti,composite-mux-clockt0p@MMgpt7_fckti,composite-clocktLMgpt8_gate_fckti,composite-gate-clockt pNNgpt8_mux_fckti,composite-mux-clockt0p@OOgpt8_fckti,composite-clocktNOgpt9_gate_fckti,composite-gate-clockt pPPgpt9_mux_fckti,composite-mux-clockt0p@QQgpt9_fckti,composite-clocktPQper_32k_alwon_fckfixed-factor-clockt0'RRgpio6_dbckti,gate-clocktRpgpio5_dbckti,gate-clocktRpgpio4_dbckti,gate-clocktRpgpio3_dbckti,gate-clocktRpgpio2_dbckti,gate-clocktRp wdt3_fckti,wait-gate-clocktRp per_l4_ickfixed-factor-clockt/'SSgpio6_ickti,omap3-interface-clocktSpgpio5_ickti,omap3-interface-clocktSpgpio4_ickti,omap3-interface-clocktSpgpio3_ickti,omap3-interface-clocktSpgpio2_ickti,omap3-interface-clocktSp wdt3_ickti,omap3-interface-clocktSp uart3_ickti,omap3-interface-clocktSp uart4_ickti,omap3-interface-clocktSpgpt9_ickti,omap3-interface-clocktSp gpt8_ickti,omap3-interface-clocktSp gpt7_ickti,omap3-interface-clocktSpgpt6_ickti,omap3-interface-clocktSpgpt5_ickti,omap3-interface-clocktSpgpt4_ickti,omap3-interface-clocktSpgpt3_ickti,omap3-interface-clocktSpgpt2_ickti,omap3-interface-clocktSpmcbsp2_ickti,omap3-interface-clocktSpmcbsp3_ickti,omap3-interface-clocktSpmcbsp4_ickti,omap3-interface-clocktSpmcbsp2_gate_fckti,composite-gate-clockt7pmcbsp3_gate_fckti,composite-gate-clockt7pmcbsp4_gate_fckti,composite-gate-clockt7pemu_src_mux_ck ti,mux-clocktTUVp@WWemu_src_ckti,clkdm-gate-clocktWXXpclk_fckti,divider-clocktXp@pclkx2_fckti,divider-clocktXp@atclk_fckti,divider-clocktXp@traceclk_src_fck ti,mux-clocktTUVp@YYtraceclk_fckti,divider-clocktY p@secure_32k_fck fixed-clockZZgpt12_fckfixed-factor-clocktZ'wdt1_fckfixed-factor-clocktZ'security_l4_ick2fixed-factor-clockt/'[[aes1_ickti,omap3-interface-clockt[p rng_ickti,omap3-interface-clockt[p sha11_ickti,omap3-interface-clockt[p des1_ickti,omap3-interface-clockt[p cam_mclkti,gate-clockt\pbcam_ick!ti,omap3-no-wait-interface-clockt/pcsi2_96m_fckti,gate-clockt6psecurity_l3_ickfixed-factor-clockt.']]pka_ickti,omap3-interface-clockt]p icr_ickti,omap3-interface-clockt<p des2_ickti,omap3-interface-clockt<p mspro_ickti,omap3-interface-clockt<p mailboxes_ickti,omap3-interface-clockt<p ssi_l4_ickfixed-factor-clockt/'ddsr1_fckti,wait-gate-clocktp sr2_fckti,wait-gate-clocktp sr_l4_ickfixed-factor-clockt/'dpll2_fckti,divider-clocktp@^^dpll2_ckti,omap3-dpll-clockt^p$@4__dpll2_m2_ckti,divider-clockt_pD``iva2_ckti,wait-gate-clockt`pmodem_fckti,omap3-interface-clocktp sad2d_ickti,omap3-interface-clockt.p mad2d_ickti,omap3-interface-clockt.p mspro_fckti,wait-gate-clockt6p ssi_ssr_gate_fck_3430es2 ti,composite-no-wait-gate-clocktp aassi_ssr_div_fck_3430es2ti,composite-divider-clocktp @$bbssi_ssr_fck_3430es2ti,composite-clocktabccssi_sst_fck_3430es2fixed-factor-clocktc'hsotgusb_ick_3430es2"ti,omap3-hsotgusb-interface-clockt;p }}ssi_ick_3430es2ti,omap3-ssi-interface-clocktdp usim_gate_fckti,composite-gate-clockt5 p oosys_d2_ckfixed-factor-clockt'ffomap_96m_d2_fckfixed-factor-clockt5'ggomap_96m_d4_fckfixed-factor-clockt5'hhomap_96m_d8_fckfixed-factor-clockt5'iiomap_96m_d10_fckfixed-factor-clockt5' jjdpll5_m2_d4_ckfixed-factor-clockte'kkdpll5_m2_d8_ckfixed-factor-clockte'lldpll5_m2_d16_ckfixed-factor-clockte'mmdpll5_m2_d20_ckfixed-factor-clockte'nnusim_mux_fckti,composite-mux-clock(tfghijklmnp @ppusim_fckti,composite-clocktopusim_ickti,omap3-interface-clockt@p  dpll5_ckti,omap3-dpll-clocktp  $ L 4qqdpll5_m2_ckti,divider-clocktqp Peesgx_gate_fckti,composite-gate-clocktp yycore_d3_ckfixed-factor-clockt'rrcore_d4_ckfixed-factor-clockt'sscore_d6_ckfixed-factor-clockt'ttomap_192m_alwon_fckfixed-factor-clockt'uucore_d2_ckfixed-factor-clockt'vvsgx_mux_fckti,composite-mux-clock trstuvwxp @zzsgx_fckti,composite-clocktyzsgx_ickti,wait-gate-clockt.p cpefuse_fckti,gate-clocktp ts_fckti,gate-clockt0p usbtll_fckti,wait-gate-clocktep usbtll_ickti,omap3-interface-clockt<p mmchs3_ickti,omap3-interface-clockt<p mmchs3_fckti,wait-gate-clockt6p dss1_alwon_fck_3430es2ti,dss-gate-clockt{pbdss_ick_3430es2ti,omap3-dss-interface-clockt/pusbhost_120m_fckti,gate-clocktepusbhost_48m_fckti,dss-gate-clockt pusbhost_ickti,omap3-dss-interface-clockt/pclockdomainscore_l3_clkdmti,clockdomaint|}dpll3_clkdmti,clockdomaint dpll1_clkdmti,clockdomaintper_clkdmti,clockdomainht~emu_clkdmti,clockdomaintXdpll4_clkdmti,clockdomaint wkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaint_d2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintqsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tscrm@48002000ti,omap3-scrmpH clocksmcbsp5_mux_fckti,composite-mux-clockt67pmcbsp5_fckti,composite-clocktmcbsp1_mux_fckti,composite-mux-clockt67ptmcbsp1_fckti,composite-clocktmcbsp2_mux_fckti,composite-mux-clockt7ptmcbsp2_fckti,composite-clocktmcbsp3_mux_fckti,composite-mux-clockt7pmcbsp3_fckti,composite-clocktmcbsp4_mux_fckti,composite-mux-clockt7pmcbsp4_fckti,composite-clocktclockdomainscounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap2-intc`pH dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `pinmux@48002030 ti,omap3-padconfpinctrl-singlepH 08=pinmux_twl4030_pinsZApinmux@48002a00 ti,omap3-padconfpinctrl-singlepH*\=pinmux_twl4030_vpins Ztisyscon@48002270sysconpH"ppbias_regulatorti,pbias-omappnpbias_mmc_omap2430upbias_mmc_omap2430w@-gpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2gpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5gpio@49058000ti,omap3-gpiopI"gpio6serial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3li2c@48070000 ti,omap3-i2cpH8txrxi2c1'@twl@48pH ti,twl4030defaultrtcti,twl4030-rtc bciti,twl4030-bci watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb +9GU^pwmti,twl4030-pwmipwmledti,twl4030-pwmledipwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadtmadcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrxi2c2i2c@48060000 ti,omap3-i2cpH=txrxi2c3mailbox@48094000ti,omap3-mailboxmailboxpH @spi@48098000ti,omap2-mcspipH Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspipH Bmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0mcspi4FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1=>txrxmmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommupH mmu_ispmmu@5d000000ti,omap2-iommup]mmu_iva disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< commontxrx(mcbsp1 txrx disabledmcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?commontxrxsidetone(mcbsp2mcbsp2_sidetone!"txrx disabledmcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZcommontxrxsidetone(mcbsp3mcbsp3_sidetonetxrx disabledmcbsp@49026000ti,omap3-mcbsppI`mpu 67 commontxrx(mcbsp4txrx disabledmcbsp@48096000ti,omap3-mcbsppH `mpu QR commontxrx(mcbsp5txrx disabledsham@480c3000ti,omap3-shamshampH 0d1smartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer17timer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5Ftimer@4903a000ti,omap3430-timerpI*timer6Ftimer@4903c000ti,omap3430-timerpI+timer7Ftimer@4903e000ti,omap3430-timerpI,timer8SFtimer@49040000ti,omap3430-timerpI-timer9Stimer@48086000ti,omap3430-timerpH`.timer10Stimer@48088000ti,omap3430-timerpH/timer11Stimer@48304000ti,omap3430-timerpH0@_timer127`usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hsohci@48064400ti,ohci-omap3pHD&Lehci@48064800 ti,ehci-omappHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcpnp|0( nor@0,0 cfi-flashintel,pf48f6000m0y1be p 00!6/>6L[l}r Zpartition@05bootloader-norppartition@40000 5params-norppartition@80000 5kernel-norp partition@2800005filesystem-norp$nand@1,0micron,mt29f1g08abb p;ham1K$$$!/0>L[HlH}6partition@0 5xloader-nandppartition@800005bootloader-nandppartition@1c0000 5params-nandp partition@280000 5kernel-nandp(Ppartition@7800005filesystem-nandpxonenand@2,0samsung,kfm2g16q2m-deb8 pZTH!/T>L*[ll`}Npartition@05xloader-onenandppartition@800005bootloader-onenandppartition@c00005params-onenandp partition@e00005kernel-onenandp partition@2e00005filesystem-onenandp.usb_otg_hs@480ab000ti,omap3-musbpH \]mcdma usb_otg_hslw dss@48050000 ti,omap3-dsspH disabled dss_coret{fckdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H protophypll disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH  disabled dss_venct{fckssi-controller@48058000 ti,omap3-ssissiokpHHsysgddGgdd_mpu tc {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHtxrx&CDssi-port@4805b000ti,omap3-ssi-portpHHtxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$= #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#clock-cellsclock-frequencylinux,phandleti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersinterrupt-controller#interrupt-cellsti,intc-size#dma-cells#dma-channels#dma-requestspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendeddmasdma-namespinctrl-namespinctrl-0bci3v1-supplyusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthstatusti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinslinux,mtd-namebank-widthgpmc,mux-add-datagpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenlabelti,nand-ecc-optnand-bus-widthgpmc,device-widthmultipointnum-epsram-bits