Ð þíf8Ì(š” wm,wm8750 &VIA APC8750chosenaliases,/soc/serial@d82000004/soc/serial@d82b0000?pinctrl@d8110000wm,wm8750-pinctrlrØŽ£ÍÝédefault÷i2c¨©ª« ´ºpmc@d8130000via,vt8500-pmcrØclocksref24M fixed-clock*n6´ºref25M fixed-clock*}x@´ºpllawm,wm8750-pll-clock:r´ºpllbwm,wm8750-pll-clock:r´ºpllcwm,wm8750-pll-clock:rplldwm,wm8750-pll-clock:r ´ºpllewm,wm8750-pll-clock:rarmvia,vt8500-device-clock:Aahbvia,vt8500-device-clock:Aapbvia,vt8500-device-clock:A ddrvia,vt8500-device-clock:Auart0via,vt8500-device-clock:MTX´ º uart1via,vt8500-device-clock:MTX´ º uart2via,vt8500-device-clock:MTX´ º uart3via,vt8500-device-clock:MTX´ º uart4via,vt8500-device-clock:MTX´ º uart5via,vt8500-device-clock:MTX´ºpwmvia,vt8500-device-clock:APMPX´ºsdhcvia,vt8500-device-clock:A0c?MPX´ºi2c0clkvia,vt8500-device-clock:A MPX´ºi2c1clkvia,vt8500-device-clock:A¤MPX ´ºpwm@d8220000pvia,vt8500-pwmrØ":timer@d8130100via,vt8500-timerrØ(Â$ehci@d8007900via,vt8500-ehcirØyÂuhci@d8007b00platform-uhcirØ{Âuhci@d8008d00platform-uhcirØÂserial@d8200000via,vt8500-uartrØ @ : {okayserial@d82b0000via,vt8500-uartrØ+@Â!:  {disabledserial@d8210000via,vt8500-uartrØ!@Â/:  {disabledserial@d82c0000via,vt8500-uartrØ,@Â2:  {disabledserial@d8370000via,vt8500-uartrØ7@Â:  {disabledserial@d8380000via,vt8500-uartrØ8@Â+: {disabledrtc@d8100000via,vt8500-rtcrØÂ0sdhc@d800a000wm,wm8505-sdhcrØ Â:‚Œi2c@d8280000wm,wm8505-i2crØ(Â:*€i2c@d8320000wm,wm8505-i2crØ2Â:*€ #address-cells#size-cellscompatiblemodelserial0serial1serial2serial3serial4serial5i2c0i2c1device_typeregrangesinterrupt-parentinterrupt-controller#interrupt-cellslinux,phandleinterruptsgpio-controller#gpio-cellspinctrl-namespinctrl-0wm,pinswm,functionwm,pull#clock-cellsclock-frequencyclocksdivisor-regenable-regenable-bitdivisor-mask#pwm-cellsstatusbus-widthsdon-inverted