8z(zH *,Qualcomm Technologies, Inc. Kaanapali MTP"2qcom,kaanapali-mtpqcom,kaanapali=handsetcpus cpu@0Jcpu 2qcom,oryonVZpscihypsci l2-cache2cachecpu@100Jcpu 2qcom,oryonVZpscihypscicpu@200Jcpu 2qcom,oryonVZpscihypscicpu@300Jcpu 2qcom,oryonVZpscihypscicpu@400Jcpu 2qcom,oryonVZpscihypscicpu@500Jcpu 2qcom,oryonVZpscihy pscicpu@10000Jcpu 2qcom,oryonVZpscih y pscil2-cache2cache cpu@10100Jcpu 2qcom,oryonVZpscih y pscicpu-mapcluster0core0 core1core2core3core4core5cluster1core0core1idle-statespscicpu-sleep-02arm,idle-state retention] 0cpu-sleep-12arm,idle-state retention domain-idle-statescluster-sleep-02domain-idle-stateTf #domain-sleep-02domain-idle-stateT  0'!firmwarescm2qcom,scm-kaanapaliqcom,scm-=scmi 2arm,scmiKRtxrx] protocol@13Vcinterconnect-02qcom,kaanapali-clk-virtp*interconnect-12qcom,kaanapali-mc-virtpmemory@a0000000JmemoryVpmu2arm,armv8-pmuv3 psci 2arm,psci-1.0asmcpower-domain-cpu0ypower-domain-cpu1ypower-domain-cpu2ypower-domain-cpu3ypower-domain-cpu4ypower-domain-cpu5y power-domain-cpu6y power-domain-cpu7y power-domain-clustery power-domain-system! reserved-memory pdp@81300000V0aop-cmd-db@81c60000 2qcom,cmd-dbVsmem@81d00000 2qcom,smemV "pdp-ns-shared@81f00000Vdsm-partition-1@84a00000VPdsm-partition-2@89f00000Vmpss@8aa00000Vq6-mpss-dtb@99500000VPipa-fw@99580000VXipa-gsi@99590000VYgpu-microcode@9959a000VY camera@99600000V`camera-2@99e00000Vvideo@9a600000V`cvp@9ae00000Vpcdsp@9b500000VPq6-cdsp-dtb@9ce00000Vsoccp@a03d0000V=Psoccp-dtb@a08d0000Vq6-adsp-dtb@a1380000V8adspslpi@a1400000V@rmtfs@d7c000002qcom,rmtfs-memV@soc@0 2simple-bus clock-controller@1000002qcom,kaanapali-gccVB,#$%&'''c(geniqup@ac00002qcom,geni-se-qupV ((  m-ahbs-ahb )  serial@a9c0002qcom,geni-debug-uartV@ C(V se0=**+,-qup-corequp-config@-JdefaultXokaymailbox@11060002qcom,kaanapali-ipccqcom,ipccV` _tFinterconnect@15000002qcom,kaanapali-cnoc-mainVPp0interconnect@16000002qcom,kaanapali-cnoc-cfgV`bp,interconnect@16800002qcom,kaanapali-system-nocVhpinterconnect@16c00002qcom,kaanapali-pcie-anocVlp(( /interconnect@16e00002qcom,kaanapali-aggre-nocVn$p((. interconnect@17800002qcom,kaanapali-mmss-nocVxppcie@1c00000Jpci%2qcom,kaanapali-pcieqcom,pcie-sm8550`V0@@ @@0parfdbielbiatuconfigmhi 8@ @0@0#l/msi0msi1msi2msi3msi4msi5msi6msi7global@(&((()(0(1( (( I auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi((pcilink_down0=/+0 -pcie-memcpu-pciey(UUUU1 ))t  22"1BL Xokay@3Jdefaultopp-table2operating-points-v21opp-2500000V&%]4kАopp-5000000VLK@]4k opp-10000000V]4kB@opp-8000000Vz]5kopp-16000000V$]5k hpcie@0JpciVL y& ~6h 6fphy@1c06000#2qcom,kaanapali-qmp-gen3x2-pcie-phyV` ((*(((,(. auxcfg_ahbrefrchngpipe(,( (phyphy_nocsry(cpcie0_pipe_clkXokay78&phy@1d8000032qcom,kaanapali-qmp-ufs-phyqcom,sm8750-qmp-ufs-phyV .( refref_auxqref9ufsphyy(cXokay:8'ufs@1d84000.2qcom,kaanapali-ufshcqcom,ufshcjedec,ufs-2.0V@0  @((((.(((n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk;(rst0=+,-ufs-ddrcpu-ufsy(]5 )`  <y'ufsphyXokay 6=*O;>GO9opp-table2operating-points-v2;opp-75000000@Vxhxh]?opp-100000000@V]4opp-403000000@VJJ]5crypto@1d88000>2qcom,kaanapali-inline-crypto-engineqcom,inline-crypto-engineV؀(<hwlock@1f400002qcom,tcsr-mutexVY"clock-controller@1fc00002qcom,kaanapali-tcsrsysconV.cinterconnect@7400000 2qcom,kaanapali-lpass-lpiaon-nocV@pinterconnect@74200002qcom,kaanapali-lpass-lpicx-nocVB@pinterconnect@7f400002qcom,kaanapali-lpass-ag-nocVpmmc@8804000'2qcom,kaanapali-sdhciqcom,sdhci-msm-v5V@hc_irqpwr_irq((. ifacecorexo0=+,-sdhc-ddrcpu-sdhcy@AgD,wh )@ (Xokay 67BC@DEJdefaultsleepopp-table2operating-points-v2Aopp-100000000VkqP]5opp-202000000V Fk @@]5interrupt-controller@b2200002qcom,kaanapali-pdcqcom,pdc V " &( 3:=T/ba  -CDV`t_Gpower-management@c300000&2qcom,kaanapali-aoss-qmpqcom,aoss-qmpV 0F KFcpinctrl@f1000002qcom,kaanapali-tlmmV0  6_t%G 3$Jw6qup-uart7-stateHgpio62gpio63 Mqup1_se7Ve-sdc2-default-stateDclk-pins Hsdc2_clkVecmd-pins Hsdc2_cmdV rdata-pins Hsdc2_dataV rcard-detect-pinsHgpio55MgpioVrsdc2-sleep-stateEclk-pins Hsdc2_clkVecmd-pins Hsdc2_cmdVrdata-pins Hsdc2_dataVrcard-detect-pinsHgpio55MgpioVrpcie0-default-state3perst-n-pinsHgpio102MgpioVeclkreq-n-pinsHgpio103Mpcie0_clk_req_nVrwake-n-pinsHgpio104MgpioVrsram@146800002qcom,kaanapali-imemmmio-sramVhh pil-sram@94c2qcom,pil-reloc-infoV Liommu@1500000022qcom,kaanapali-smmu-500qcom,smmu-500arm,mmu-500VLAabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY )interrupt-controller@17000000 2arm,gic-v3 V   t_ msi-controller@170400002arm,gic-v3-itsV2watchdog@17600000&2qcom,apss-wdt-kaanapaliqcom,kpss-wdtV`% mailbox@1761000032qcom,kaanapali-cpucp-mboxqcom,x1e80100-cpucp-mbox Va "timer@178100002arm,armv7-timer-memV  frame@17811000V frame@17813000 V0   Xdisabledframe@17815000 VP   Xdisabledframe@17817000 Vp   Xdisabledframe@17819000 V   Xdisabledframe@1781b000 V   Xdisabledframe@1781d000 V  Xdisabledrsc@189000002qcom,rpmh-rsc0Vdrv-0drv-1drv-2$y  apps_rsc  !bcm-voter2qcom,bcm-voterclock-controller2qcom,kaanapali-rpmh-clkcH xo.power-controller2qcom,kaanapali-rpmhpdI@opp-table2operating-points-v2Iopp-161opp-5012opp-5113opp-5214opp-5416opp-5618?opp-601<opp-641@4opp-761Lopp-801Popp-961`opp-1281opp-1441opp-1921opp-2241opp-25615opp-3201@opp-3361Popp-3841opp-4001opp-4161opp-4321opp-4481opp-4521opp-4561opp-4801regulators-02qcom,pmh0101-rpmh-regulators;B_E0bob1 Hvreg_bob1W-o= bob2 Hvreg_bob2W)Bo63ldo1 Hvreg_l1b_1p8Ww@ow@ldo2 Hvreg_l2b_3p0W-o.@ldo4 Hvreg_l4b_1p8Ww@ow@ldo5 Hvreg_l5b_3p1W/M`o0ldo6 Hvreg_l6b_1p8Ww@o-ldo7 Hvreg_l7b_1p8Ww@o-ldo8 Hvreg_l8b_1p8Ww@o-Cldo9 Hvreg_l9b_2p9W-*o-Bldo10Hvreg_l10b_1p8Ww@ow@ldo11Hvreg_l11b_1p0WB@oldo12Hvreg_l12b_1p8WOow@ldo13Hvreg_l13b_3p0W-o-ldo14Hvreg_l14b_3p2W0o0ldo15Hvreg_l15b_1p8Ww@ow@ldo17Hvreg_l17b_2p5W&5@o&5@=ldo18Hvreg_l18b_1p2WOoOregulators-12qcom,pmh0110-rpmh-regulators;D_E0smps10Hvreg_s10d_1p0WB@oldo1 Hvreg_l1d_1p2WOo*@8ldo2 Hvreg_l2d_0p9W o0ldo3 Hvreg_l3d_0p8W mo mldo4 Hvreg_l4d_1p2WOoO>regulators-22qcom,pmh0110-rpmh-regulators;F_E0smps6 Hvreg_s6f_0p5Wosmps7 Hvreg_s7f_1p2W@o`smps8 Hvreg_s8f_1p8Ww@oldo1 Hvreg_l1f_1p2WOoOldo2 Hvreg_l2f_1p2WOoOldo3 Hvreg_l3f_0p8W moH@ldo4 Hvreg_l4f_0p8W mo regulators-32qcom,pmh0110-rpmh-regulators;G_E0smps7 Hvreg_s7g_0p9W mosmps9 Hvreg_s9g_1p0WB@oldo1 Hvreg_l1g_1p2WOoOldo2 Hvreg_l2g_1p8Ww@ow@ldo3 Hvreg_l3g_1p2WOoOldo4 Hvreg_l4g_0p9W mo :regulators-42qcom,pmh0110-rpmh-regulators;I_E0smps7 Hvreg_s7i_0p9W oldo2 Hvreg_l2i_1p2WOoOldo3 Hvreg_l3i_0p8W mo 7regulators-52qcom,pmh0104-rpmh-regulators;J_E1smps1 Hvreg_s1j_0p8WoB@smps2 Hvreg_s2j_0p8W osmps3 Hvreg_s3j_1p2WOo smps4 Hvreg_s4j_0p7WoB@regulators-62qcom,pmr735d-rpmh-regulators;K_E1ldo1 Hvreg_l1k_0p8Woldo2 Hvreg_l2k_0p7W `oB@ldo3 Hvreg_l3k_1p2WOoOldo4 Hvreg_l4k_1p0WB@oOldo5 Hvreg_l5k_0p7W `oB@ldo6 Hvreg_l6k_1p7Woldo7 Hvreg_l7k_0p7W `o regulators-72qcom,pm8010-rpmh-regulators;M_E1ldo1 Hvreg_l1m_1p0WB@oldo2 Hvreg_l2m_1p0W@o؀ldo3 Hvreg_l3m_2p8W*o,@ ldo4 Hvreg_l4m_2p2W!o!ldo6 Hvreg_l6m_2p8W*o*ldo7 Hvreg_l7m_2p8W*o*regulators-82qcom,pm8010-rpmh-regulators;N_E1ldo1 Hvreg_l1n_1p1W@o؀ldo2 Hvreg_l2n_1p2WOoOldo3 Hvreg_l3n_1p8Ww@ow@ldo4 Hvreg_l4n_1p8Ww@ow@ldo5 Hvreg_l5n_2p8W*o*ldo6 Hvreg_l6n_2p8W*o*ldo7 Hvreg_l7n_3p3W2j@o2j@interconnect@260c00002qcom,kaanapali-nsp-nocV& ppmu@310b3400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 4 E=+Jopp-table2operating-points-v2Jopp-0k!bopp-1kRopp-2k^opp-3kh?opp-4kopp-5kopp-6k„opp-7kopp-8kopp-9k#opp-10kE pmu@310b7400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 t E=+Jinterconnect@311000002qcom,kaanapali-gem-nocV10p+system-cache-controller@318000002qcom,kaanapali-llcc`V1 2 1 2 4 4 Xllcc0_basellcc1_basellcc2_basellcc3_basellcc_broadcast_basellcc_broadcast_and_base  sram@81f08000 2mmio-sramV scp-sram-section@02arm,scmi-shmemVscp-sram-section@1002arm,scmi-shmemVtimer2arm,armv8-timer0   aliases$/soc@0/geniqup@ac0000/serial@a9c000chosenserial0:115200n8clocksxo-board 2fixed-clockcHsleep-clk 2fixed-clockc%bi-tcxo-div2-clk2fixed-factor-clockc.#bi-tcxo-ao-div2-clk2fixed-factor-clockc.$ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typedevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesclocksphandlecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usqcom,dload-modeinterconnectsmboxesmbox-namesshmem#clock-cells#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,client-idqcom,vmiddma-ranges#reset-cellsclock-namesiommusdma-coherentinterconnect-namespinctrl-0pinctrl-namesstatusinterrupt-controller#interrupt-cells#mbox-cellsreg-namesinterrupt-namesresetsreset-nameseq-presets-8gtsoperating-points-v2iommu-mapinterrupt-mapinterrupt-map-maskmsi-mapmsi-map-maskmax-link-speedlinux,pci-domainnum-lanesbus-rangeopp-hzrequired-oppsopp-peak-kBpsphyswake-gpiosreset-gpiosassigned-clocksassigned-clock-ratesclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplylanes-per-directionqcom,icephy-namesvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsqcom,dll-configqcom,ddr-configcd-gpiosvmmc-supplyvqmmc-supplybus-widthno-sdiono-mmcpinctrl-1opp-avg-kBpsqcom,pdc-rangesinterrupts-extendedgpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-upno-memory-wc#iommu-cells#global-interrupts#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberlabelqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allow-set-loadregulator-allowed-modesserial0stdout-pathclock-frequencyclock-multclock-div