#8@(\ (,Qualcomm Technologies, Inc. QCM6490 IDP2qcom,qcm6490-idpqcom,qcm6490 =embeddedchosenJserial0:115200n8aliases!V/soc@0/geniqup@9c0000/i2c@980000![/soc@0/geniqup@9c0000/i2c@984000!`/soc@0/geniqup@9c0000/i2c@988000!e/soc@0/geniqup@9c0000/i2c@98c000!j/soc@0/geniqup@9c0000/i2c@990000!o/soc@0/geniqup@9c0000/i2c@994000!t/soc@0/geniqup@9c0000/i2c@998000!y/soc@0/geniqup@9c0000/i2c@99c000!~/soc@0/geniqup@ac0000/i2c@a80000!/soc@0/geniqup@ac0000/i2c@a84000!/soc@0/geniqup@ac0000/i2c@a88000!/soc@0/geniqup@ac0000/i2c@a8c000!/soc@0/geniqup@ac0000/i2c@a90000!/soc@0/geniqup@ac0000/i2c@a94000!/soc@0/geniqup@ac0000/i2c@a98000!/soc@0/geniqup@ac0000/i2c@a9c000/soc@0/mmc@7c4000/soc@0/mmc@8804000!/soc@0/geniqup@9c0000/spi@980000!/soc@0/geniqup@9c0000/spi@984000!/soc@0/geniqup@9c0000/spi@988000!/soc@0/geniqup@9c0000/spi@98c000!/soc@0/geniqup@9c0000/spi@990000!/soc@0/geniqup@9c0000/spi@994000!/soc@0/geniqup@9c0000/spi@998000!/soc@0/geniqup@9c0000/spi@99c000!/soc@0/geniqup@ac0000/spi@a80000!/soc@0/geniqup@ac0000/spi@a84000!/soc@0/geniqup@ac0000/spi@a88000!/soc@0/geniqup@ac0000/spi@a8c000!/soc@0/geniqup@ac0000/spi@a90000!/soc@0/geniqup@ac0000/spi@a94000!/soc@0/geniqup@ac0000/spi@a98000!/soc@0/geniqup@ac0000/spi@a9c000$ /soc@0/geniqup@9c0000/serial@994000clocksxo-board 2fixed-clock$1ssleep-clk 2fixed-clock$14reserved-memory 9hyp@80000000@`Daop@80800000@Daop-cmd-db@80860000@ 2qcom,cmd-dbDxbl-uefi-res@80880000@@Dsec-apps@808ff000@Dsmem@80900000@ D1$cpucp@80b00000D@wlan-fw@80c00000@D1zap@8b71a000@q D1mpss@8b800000@`D1adsp-rpc-remote-heap@9cb80000@D18xbl@80700000@pDcdsp-secure-heap@81800000@Dcamera@84300000@0PDwpss@84800000@D1:adsp@86100000@D16cdsp@88900000@D1Avideo@8a700000@ppD1Hcvp@8ae00000@PDipa-fw@8b300000@0Dipa-gsi@8b310000@1Dgpu-microcode@8b31a000@1 Dtz-stat@c0000000@Dtags@c0100000@ Dqtee@c1300000@0PDtrusted-apps@c1800000@Ddebug-vm@d0600000@`Dcpus cpu@0Kcpu 2qcom,kryo@W^pscilzpscid(1l2-cache2cache  1l3-cache2cache 1 cpu@100Kcpu 2qcom,kryo@W^pscil zpsci d(1l2-cache2cache  1 cpu@200Kcpu 2qcom,kryo@W^pscil zpsci d(1l2-cache2cache  1 cpu@300Kcpu 2qcom,kryo@W^pscilzpscid(1l2-cache2cache  1cpu@400Kcpu 2qcom,kryo@W^pscilzpsci(1l2-cache2cache  1cpu@500Kcpu 2qcom,kryo@W^pscilzpsci(1l2-cache2cache  1cpu@600Kcpu 2qcom,kryo@W^pscilzpsci(1 l2-cache2cache  1cpu@700Kcpu 2qcom,kryo@W^pscilzpsci((1!l2-cache2cache  1cpu-mapcluster0core0'core1'core2'core3'core4'core5'core6' core7'!idle-states+pscicpu-sleep-0-02arm,idle-state8little-power-downH@_%p1(cpu-sleep-0-12arm,idle-state8little-rail-power-downH@_p1)cpu-sleep-1-02arm,idle-state8big-power-downH@_ p1*cpu-sleep-1-12arm,idle-state8big-rail-power-downH@_p>1+domain-idle-statescluster-sleep-02domain-idle-stateHAD_ p 1,cluster-sleep-12domain-idle-stateHAD_ p!1-cluster-sleep-22domain-idle-stateHAD_6p&b1.opp-table-cpu02operating-points-v21opp-300000000 5|opp-691200000)2 5opp-8064000000 5>opp-9408000008xwopp-1152000000D !bopp-1324800000N!bopp-1516800000Zh.E@opp-1651200000bkP.}opp-1804800000k>opp-1958400000t>opp-2016000000x)^opp-table-cpu42operating-points-v21opp-691200000)2|opp-9408000008x!bopp-1228800000I>>wopp-1344000000P>wopp-1516800000Zh>wopp-1651200000bkP^E@opp-1900800000qK^`opp-2054400000zs^`opp-2112000000}^`opp-2131200000^`opp-2208000000h^`opp-2400000000 opp-2611200000opp-table-cpu72operating-points-v21opp-8064000000|opp-1056000000>H!bopp-1324800000N>wopp-1516800000Zh>wopp-1766400000iI ^E@opp-1862400000o^E@opp-2035200000yN^E@opp-2112000000}^`opp-2208000000h^`opp-2380800000 h?`opp-2400000000 opp-2515200000opp-2707200000\opp-3014400000memory@80000000Kmemory@firmwarescm2qcom,scm-sc7280qcom,scm"0interconnect2qcom,sc7280-clk-virt#1Ismem 2qcom,smem$%smp2p-adsp 2qcom,smp2p & *&1@master-kernelPmaster-kernel`17slave-kernel Pslave-kernelw15smp2p-cdsp 2qcom,smp2p ^& *&1@master-kernelPmaster-kernel`1Bslave-kernel Pslave-kernelw1?smp2p-mpss 2qcom,smp2p & *&1@master-kernelPmaster-kernel`1slave-kernel Pslave-kernelw1ipa-ap-to-modemPipa`1ipa-modem-to-apPipaw1smp2p-wpss 2qcom,smp2p ih& *&1@ master-kernelPmaster-kernel`1;slave-kernel Pslave-kernelw19wlan-ap-to-wpssPwlan`1wlan-wpss-to-apPwlanwpmu-a552arm,cortex-a55-pmu pmu-a782arm,cortex-a78-pmu psci 2arm,psci-1.0esmcpower-domain-cpu0l'()1power-domain-cpu1l'()1 power-domain-cpu2l'()1 power-domain-cpu3l'()1power-domain-cpu4l'*+1power-domain-cpu5l'*+1power-domain-cpu6l'*+1power-domain-cpu7l'*+1power-domain-cluster ,-.1'opp-table-qspi2operating-points-v214opp-75000000xh/opp-150000000р0opp-200000000 1opp-3000000002opp-table-qup2operating-points-v21Mopp-75000000xh/opp-1000000000opp-128000000 2soc@0 9 2simple-busclock-controller@1000002qcom,gcc-sc7280@<W33456667bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clkufs_phy_rx_symbol_0_clkufs_phy_rx_symbol_1_clkufs_phy_tx_symbol_0_clkusb3_phy_wrapper_gcc_usb30_pipe_clk$l823456789:19mailbox@4080002qcom,sc7280-ipccqcom,ipcc@@ w1&efuse@7840002qcom,sc7280-qfpromqcom,qfprom@@x@ x x  x`W9corel8 gpu-speed-bin@1e9@1mmc@7c4000$2qcom,sc7280-sdhciqcom,sdhci-msm-v5#defaultsleep1:;<=;>?@AEokay @|@|P Lhccqhci VB]hc_irqpwr_irqW9l9m3ifacecorexo0CDmsdhc-ddrcpu-sdhcl8Ed,h 9$,F8Gopp-table2operating-points-v21Eopp-100000000/w@Eopp-384000000`2RejEpdma-controller@900000R(2qcom,sc7280-gpi-dmaqcom,sm6350-gpi-dma@] j VB6 Edisabled1Jgeniqup@9c00002qcom,geni-se-qup@ W9h9i m-ahbs-ahb 9 VB#Eokayi2c@9800002qcom,geni-i2c@@W9Fse#default1H Y HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9800002qcom,geni-spi@@W9Fse#default1KL Y l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9800002qcom,geni-uart@@W9Fse#default1NOPQ Yl8M0IIDmqup-corequp-config Edisabledi2c@9840002qcom,geni-i2c@@@W9Hse#default1R Z HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9840002qcom,geni-spi@@@W9Hse#default1ST Z l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9840002qcom,geni-uart@@@W9Hse#default1UVWX Zl8M0IIDmqup-corequp-config Edisabledi2c@9880002qcom,geni-i2c@@W9Jse#default1Y [ HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9880002qcom,geni-spi@@W9Jse#default1Z[ [ l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9880002qcom,geni-uart@@W9Jse#default1\]^_ [l8M0IIDmqup-corequp-config Edisabledi2c@98c0002qcom,geni-i2c@@W9Lse#default1` \ HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@98c0002qcom,geni-spi@@W9Lse#default1ab \ l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@98c0002qcom,geni-uart@@W9Lse#default1cdef \l8M0IIDmqup-corequp-config Edisabledi2c@9900002qcom,geni-i2c@@W9Nse#default1g ] HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9900002qcom,geni-spi@@W9Nse#default1hi ] l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9900002qcom,geni-uart@@W9Nse#default1jklm ]l8M0IIDmqup-corequp-config Edisabledi2c@9940002qcom,geni-i2c@@@W9Pse#default1n ^ HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9940002qcom,geni-spi@@@W9Pse#default1op ^ l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9940002qcom,geni-debug-uart@@@W9Pse#default1qr ^l8M0IIDmqup-corequp-configEokayi2c@9980002qcom,geni-i2c@@W9Rse#default1s _ HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@9980002qcom,geni-spi@@W9Rse#default1tu _ l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@9980002qcom,geni-uart@@W9Rse#default1vwxy _l8M0IIDmqup-corequp-config Edisabledi2c@99c0002qcom,geni-i2c@@W9Tse#default1z ` HIIDCmqup-corequp-configqup-memoryl8/ {JJtxrx Edisabledspi@99c0002qcom,geni-spi@@W9Tse#default1{| ` l8M0IIDmqup-corequp-config {JJtxrx Edisabledserial@99c0002qcom,geni-uart@@W9Tse#default1}~ `l8M0IIDmqup-corequp-config Edisableddma-controller@a00000R(2qcom,sc7280-gpi-dmaqcom,sm6350-gpi-dma@%&'()*] j VBV Edisabled1geniqup@ac00002qcom,geni-se-qup@ W9j9k m-ahbs-ahb 9 VBC Edisabledi2c@a800002qcom,geni-i2c@@W9Xse#default1 a HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a800002qcom,geni-spi@@W9Xse#default1 a l8M0IIDmqup-corequp-config {txrx Edisabledserial@a800002qcom,geni-uart@@W9Xse#default1 al8M0IIDmqup-corequp-config Edisabledi2c@a840002qcom,geni-i2c@@@W9Zse#default1 b HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a840002qcom,geni-spi@@@W9Zse#default1 b l8M0IIDmqup-corequp-config {txrx Edisabledserial@a840002qcom,geni-uart@@@W9Zse#default1 bl8M0IIDmqup-corequp-config Edisabledi2c@a880002qcom,geni-i2c@@W9\se#default1 c HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a880002qcom,geni-spi@@W9\se#default1 c l8M0IIDmqup-corequp-config {txrx Edisabledserial@a880002qcom,geni-uart@@W9\se#default1 cl8M0IIDmqup-corequp-config Edisabledi2c@a8c0002qcom,geni-i2c@@W9^se#default1 d HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a8c0002qcom,geni-spi@@W9^se#default1 d l8M0IIDmqup-corequp-config {txrx Edisabledserial@a8c0002qcom,geni-uart@@W9^se#default1 dl8M0IIDmqup-corequp-config Edisabledi2c@a900002qcom,geni-i2c@@W9`se#default1 e HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a900002qcom,geni-spi@@W9`se#default1 e l8M0IIDmqup-corequp-config {txrx Edisabledserial@a900002qcom,geni-uart@@W9`se#default1 el8M0IIDmqup-corequp-config Edisabledi2c@a940002qcom,geni-i2c@@@W9bse#default1 f HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a940002qcom,geni-spi@@@W9bse#default1 f l8M0IIDmqup-corequp-config {txrx Edisabledserial@a940002qcom,geni-uart@@@W9bse#default1 fl8M0IIDmqup-corequp-config Edisabledi2c@a980002qcom,geni-i2c@@W9dse#default1 p HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a980002qcom,geni-spi@@W9dse#default1 p l8M0IIDmqup-corequp-config {txrx Edisabledserial@a980002qcom,geni-uart@@W9dse#default1 pl8M0IIDmqup-corequp-config Edisabledi2c@a9c0002qcom,geni-i2c@@W9fse#default1 q HIIDmqup-corequp-configqup-memoryl8/ {txrx Edisabledspi@a9c0002qcom,geni-spi@@W9fse#default1 q l8M0IIDmqup-corequp-config {txrx Edisabledserial@a9c0002qcom,geni-uart@@W9fse#default1 ql8M0IIDmqup-corequp-config Edisabledrng@10d30002qcom,sc7280-trngqcom,trng@ 0interconnect@1500000@P2qcom,sc7280-cnoc2#1Dinterconnect@1502000@P 2qcom,sc7280-cnoc3#1pinterconnect@1580000@X2qcom,sc7280-mc-virt#1interconnect@1680000@hT2qcom,sc7280-system-noc#interconnect@16e00002qcom,sc7280-aggre1-noc@n#W9 9 1Cinterconnect@1700000@p2qcom,sc7280-aggre2-noc#W3 1interconnect@1740000@t2qcom,sc7280-mmss-noc#1Gwifi@17a100402qcom,wcn6750-wifi@@ VB     Eokaywlan-smp2p-outQualcomm_qcm6490idppcie@1c000002qcom,pcie-sc7280`@0`` ``0LparfdbielbiatuconfigmhiKpci 89` `0`0l/]msi0msi1msi2msi3msi4msi5msi6msi7global dW9.9/39)9+9,90919999apipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2atbuddrss_sf_tbuaggre0aggre1 BB 9%pcil916pciephy#default1 Edisabledpcie@0Kpci@ 9phy@1c06000 2qcom,sm8250-qmp-gen3x1-pcie-phy@`(W9)9+99'9.auxcfg_ahbrefrefgenpipe@pcie_0_pipe_clk$S 9%phy^9'n Edisabled1pcie@1c080002qcom,pcie-sc7280P@0@@ @@LparfdbielbiatuconfigKpci 89@ @0@0l34589:vw2/]msi0msi1msi2msi3msi4msi5msi6msi7global dW979853929495999:9999apipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2atbuddrss_sf_tbuaggre0aggre1^92n$ 9%pcil9156pciephy#default1 BB Edisabledpcie@0Kpci@ 9phy@1c0e000 2qcom,sm8250-qmp-gen3x2-pcie-phy@(W929439(97auxcfg_ahbrefrefgenpipe@pcie_1_pipe_clk$S 9%phy^9(n Edisabled15ufshc@1d84000+2qcom,sc7280-ufshcqcom,ufshcjedec,ufs-2.0@@0  166ufsphy 9 %rstl92 VB0C D%mufs-ddrcpu-ufs@W9}9 9|93999ncore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkEokay F 5  1opp-table2operating-points-v21opp-75000000@xhxh/opp-150000000@рр0opp-300000000@2phy@1d870002qcom,sc7280-qmp-ufs-phy@pW399{refref_auxqrefl8 %ufsphy$SEokay16crypto@1d88000;2qcom,sc7280-inline-crypto-engineqcom,inline-crypto-engine@؀W91dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0@@ RVBB&.GT1crypto@1dfa000)2qcom,sc7280-qceqcom,sm8150-qceqcom,qce@ߠ`{rxtxVBBmmemoryipa@1e400002qcom,sc7280-ipaVBB0@J@0Lipa-regipa-sharedgsi8(]ipagsiipa-clock-queryipa-setup-readyW3 core0Dmmemoryconfiga*ipa-clock-enabled-validipa-clock-enabled Edisabledhwlock@1f400002qcom,tcsr-mutex@j1%syscon@1f600002qcom,sc7280-tcsrsyscon@syscon@1fc00002qcom,sc7280-tcsrsyscon@1"lpasscc@30000002qcom,sc7280-lpasscc @@@Lqdsp6sstop_ccW9iface$ Ereservedcodec@32000002qcom,sc7280-lpass-rx-macro@ #default14W9:fgmclknplmacrodcodecfsgen$xEokay1soundwire@32100002qcom,soundwire-v1.6.0@!  Wiface %swr_audio_cgcr?  1CTx Eokay1codec@0,42sdw20217010a00@q1codec@32200002qcom,sc7280-lpass-tx-macro@"#default14W9:fgmclknplmacrodcodecfsgen$xEokay1soundwire@32300002qcom,soundwire-v1.6.0@# Wiface %swr_audio_cgcr1CTx Eokay1codec@0,32sdw20217010a00@ 1codec@32400002qcom,sc7280-lpass-wsa-macro@$4W9:fgmclknplmacrodcodecfsgen1#default$@mclkxEokay1soundwire@32500002qcom,soundwire-v1.6.0@%  Wiface %swr_audio_cgcr??   1CT xEokay1|speaker@0,12sdw10217020200@ ?x SpkrLeft  1zspeaker@0,22sdw10217020200@ >x SpkrRight  1{clock-controller@33000002qcom,qcm6490-lpassaudiocc @0*W3&bi_tcxolpass_aon_cc_main_rcg_clk_src$1codec@33700002qcom,sc7280-lpass-va-macro@7$W8fgmclkmacrodcodec$xEokay1#default I>1clock-controller@33800002qcom,sc7280-lpassaoncc@8W33bi_tcxobi_tcxo_aoiface$ Ereserved1clock-controller@39000002qcom,sc7280-lpasscorecc@W3bi_tcxol$ Ereserved1audio@39870002qcom,sc7280-lpass-cpu`@p&(460eLlpass-hdmiiflpass-lpaiflpass-rxtx-cdc-dma-lpmlpass-rxtx-lpaiflpass-va-lpaiflpass-va-cdc-dma-lpm$VB B!B2l8zlcx2PW  aon_cc_audio_hm_haudio_cc_ext_mclk0core_cc_sysnoc_mport_corecore_cc_ext_if0_ibitcore_cc_ext_if1_ibitaudio_cc_codec_memaudio_cc_codec_mem0audio_cc_codec_mem1audio_cc_codec_mem2aon_cc_va_mem0x 0 ?]lpass-irq-lpaiflpass-irq-hdmilpass-irq-vaiflpass-irq-rxtxif Edisableddma-controller@3a840002qcom,bam-v1.7.0@@ R.G&T VB& Edisabled1slim-ngd@3ac00002qcom,slim-ngd-v1.5.0@ {rxtx VB&  Edisabledclock-controller@3c000002qcom,sc7280-lpasshm@(W3bi_tcxo$ Ereserved1interconnect@3c40000@2qcom,sc7280-lpass-ag-noc#1qpinctrl@33c00002qcom,sc7280-lpass-lpi-pinctrl @<UWfg coreaudio 6 F R1dmic01-clk-state ^gpio6 cdmic1_clk l {1dmic01-data-state ^gpio7 cdmic1_data l 1dmic23-clk-state ^gpio8 cdmic2_clk l {1dmic23-data-state ^gpio9 cdmic2_data l 1rx-swr-clk-state ^gpio3 cswr_rx_clk l  {1rx-swr-data-state ^gpio4gpio5 cswr_rx_data l  1tx-swr-clk-state ^gpio0 cswr_tx_clk l  {1tx-swr-data-state ^gpio1gpio2gpio14 cswr_tx_data l  1wsa-swr-clk-state ^gpio10 cwsa_swr_clk l  {1wsa-swr-data-state ^gpio11 cwsa_swr_data l  1gpu@3d000002qcom,adreno-635.0qcom,adreno0@#Lkgsl_3d0_reg_memorycx_memcx_dbgc ,V mgfx-mem  speed_binEokay1zap-shader qcom/qcm6490/a660_zap.mbnopp-table2operating-points-v21opp-315000000Ƅ @ opp-450000000t > opp-550000000-0 U  opp-550000000-1 U h? opp-608000000$=X  opp-700000000)' 0  opp-8120000000f# @0  opp-8400000002b 0  opp-9000000005 0  gmu@3d6a000&2qcom,adreno-gmu-635.0qcom,adreno-gmu0@֠@ )Lgmursccgmu_pdc01]hfigmu8W99% %gmucxoaximemnocahbhubsmmu_votelzcxgx V1opp-table2operating-points-v21opp-200000000  0clock-controller@3d900002qcom,sc7280-gpucc@W39"9#8bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src$1dma@117f0002qcom,sc7280-dccqcom,dcc @ `iommu@3da0000@2qcom,sc7280-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500@  8W9%9&  gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clkl1tbu@3dd90002qcom,sc7280-tbu@ݐ tbu@3ddd0002qcom,sc7280-tbu@ remoteproc@40800002qcom,sc7280-mpss-pas@L0]wdogfatalreadyhandoverstop-ackshutdown-ackW3xol88zcxmssastopEokay qcom/qcm6490/modem.mbnglink-edge& *& 3modem@stm@6002000 2arm,coresight-stmarm,primecell @ (Lstm-basestm-stimulus-baseW apb_pclkout-portsportendpoint 91tpda@6004000"2qcom,coresight-tpdaarm,primecell@@W apb_pclkin-ports port@1c@endpoint 91out-portsportendpoint 91funnel@6005000+2arm,coresight-dynamic-funnelarm,primecell@PW apb_pclkin-portsportendpoint 91out-portsportendpoint 91tpdm@600f000"2qcom,coresight-tpdmarm,primecell@W apb_pclk I  _ out-portsportendpoint 91cti@6010000 2arm,coresight-ctiarm,primecell@W apb_pclkfunnel@6041000+2arm,coresight-dynamic-funnelarm,primecell@W apb_pclkout-portsportendpoint 91in-ports port@6@endpoint 91port@7@endpoint 91funnel@6042000+2arm,coresight-dynamic-funnelarm,primecell@ W apb_pclkout-portsportendpoint 91in-ports port@4@endpoint 91!funnel@6045000+2arm,coresight-dynamic-funnelarm,primecell@PW apb_pclkout-portsportendpoint 91in-ports port@0@endpoint 91port@1@endpoint 91replicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell@`W apb_pclkout-portsportendpoint 91in-portsportendpoint 91etr@6048000 2arm,coresight-tmcarm,primecell@ VBW apb_pclk qin-portsportendpoint 91cti@6b00000 2arm,coresight-ctiarm,primecell@W apb_pclkcti@6b01000 2arm,coresight-ctiarm,primecell@W apb_pclkcti@6b02000 2arm,coresight-ctiarm,primecell@ W apb_pclkcti@6b03000 2arm,coresight-ctiarm,primecell@0W apb_pclkfunnel@6b04000+2arm,coresight-dynamic-funnelarm,primecell@@W apb_pclkout-portsportendpoint 91in-ports port@6@endpoint 91 port@7@endpoint 91etf@6b05000 2arm,coresight-tmcarm,primecell@PW apb_pclkout-portsportendpoint 91in-portsportendpoint 91replicator@6b06000/2arm,coresight-dynamic-replicatorarm,primecell@`W apb_pclk out-portsportendpoint 91in-portsportendpoint 91tpda@6b08000"2qcom,coresight-tpdaarm,primecell@W apb_pclkin-ports port@0@endpoint 91 port@1@endpoint 91 port@2@endpoint 91 port@3@endpoint 91port@4@endpoint 9 1out-portsportendpoint 9 1tpdm@6b09000"2qcom,coresight-tpdmarm,primecell@W apb_pclk I@ _ out-portsportendpoint 9 1tpdm@6b0a000"2qcom,coresight-tpdmarm,primecell@W apb_pclk I@ _ out-portsportendpoint 9 1tpdm@6b0b000"2qcom,coresight-tpdmarm,primecell@W apb_pclk I@ _ out-portsportendpoint 9 1tpdm@6b0c000"2qcom,coresight-tpdmarm,primecell@W apb_pclk I@ _ out-portsportendpoint 91tpdm@6b0d000"2qcom,coresight-tpdmarm,primecell@W apb_pclk  out-portsportendpoint 91 cti@6b11000 2arm,coresight-ctiarm,primecell@W apb_pclketm@7040000"2arm,coresight-etm4xarm,primecell@'W apb_pclk  out-portsportendpoint 91etm@7140000"2arm,coresight-etm4xarm,primecell@'W apb_pclk  out-portsportendpoint 91etm@7240000"2arm,coresight-etm4xarm,primecell@$'W apb_pclk  out-portsportendpoint 91etm@7340000"2arm,coresight-etm4xarm,primecell@4'W apb_pclk  out-portsportendpoint 91etm@7440000"2arm,coresight-etm4xarm,primecell@D'W apb_pclk  out-portsportendpoint 91etm@7540000"2arm,coresight-etm4xarm,primecell@T'W apb_pclk  out-portsportendpoint 91etm@7640000"2arm,coresight-etm4xarm,primecell@d' W apb_pclk  out-portsportendpoint 91etm@7740000"2arm,coresight-etm4xarm,primecell@t'!W apb_pclk  out-portsportendpoint 91 funnel@7800000+2arm,coresight-dynamic-funnelarm,primecell@W apb_pclkout-portsportendpoint 91"in-ports port@0@endpoint 91port@1@endpoint 91port@2@endpoint 91port@3@endpoint 91port@4@endpoint 91port@5@endpoint 91port@6@endpoint 91port@7@endpoint 9 1funnel@7810000+2arm,coresight-dynamic-funnelarm,primecell@W apb_pclkout-portsportendpoint 9!1in-portsportendpoint 9"1mmc@8804000$2qcom,sc7280-sdhciqcom,sdhci-msm-v5#defaultsleep1#$%&;'()&Eokay@@ VB]hc_irqpwr_irqW9q9r3ifacecorexo0CD msdhc-ddrcpu-sdhcl8*d, 9,+8, [opp-table2operating-points-v21*opp-100000000/w@Eopp-202000000 F2RejE @phy@88e300002qcom,sc7280-usb-hs-phyqcom,usb-snps-hs-7nm-phy@0EokaySW3ref 9 - .1Cphy@88e400002qcom,sc7280-usb-hs-phyqcom,usb-snps-hs-7nm-phy@@ EdisabledSW3ref 912regulator@88e7000:2qcom,sc7280-refgen-regulatorqcom,sm8250-refgen-regulator@p1\phy@88e80002qcom,sc7280-qmp-usb3-dp-phy@0Eokay W9399auxrefcom_auxusb3_pipe 9 9  %phycommon$S '/17ports port@0@endpointport@1@endpoint 901Dport@2@endpoint 911husb@8c00000 2qcom,sc7280-dwc3qcom,snps-dwc3@ Edisabled(W99999#cfg_noccoreifacesleepmock_utmi^99n$ H  :]dwc_usb3pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irql92 9 0C D&musb-ddrapps-usb VB : S k 12 6usb2-phy high-speed portendpoint 931>spi@88dc0002qcom,sc7280-qspiqcom,qspi-v1@ VB   RW99 ifacecoreD mqspi-configl84 Edisabledremoteproc@37000002qcom,sc7280-adsp-pas@pH555550]wdogfatalreadyhandoverstop-ackshutdown-ackW3xol88zlcxlmx6a7stopEokay qcom/qcm6490/adsp.mbnglink-edge& *& 3lpass@fastrpc 2qcom,fastrpc fastrpcglink-apps-dsp 3adsp 8 % compute-cb@32qcom,fastrpc-compute-cb@ VBcompute-cb@42qcom,fastrpc-compute-cb@ VBcompute-cb@52qcom,fastrpc-compute-cb@ VBgpr 2qcom,gpr adsp_apps   service@1 2qcom,q6apm@x avs/audiomsm/adsp/audio_pd1~dais2qcom,q6apm-dais VBbedais2qcom,q6apm-lpass-daisx1}service@2 2qcom,q6prm@ avs/audiomsm/adsp/audio_pdclock-controller2qcom,q6prm-lpass-clocks$1remoteproc@8a000002qcom,sc7280-wpss-pas@LK999990]wdogfatalreadyhandoverstop-ackshutdown-ackW3xol88zcxmx:a;stopEokay qcom/qcm6490/wpss.mbn1glink-edge& *& 3wpss@ pmu@90910002qcom,sc7280-llcc-bwmon@  Q<opp-table2operating-points-v21<opp-0 5opp-1opp-2!bopp-3.opp-4>opp-5^opp-6h?opp-70 opp-8opp-9pmu@90b6400(2qcom,sc7280-cpu-bwmonqcom,sdm845-bwmon@ d E=opp-table2operating-points-v21=opp-0$opp-1I>opp-2qopp-3|opp-4opp-5Ȁopp-6Ainterconnect@90e0000@ P2qcom,sc7280-dc-noc#interconnect@9100000@ "2qcom,sc7280-gem-noc#1system-cache-controller@92000002qcom,sc7280-llcc0@  ( `*Lllcc0_basellcc1_basellcc_broadcast_base Feud@88e00002qcom,sc7280-eudqcom,eud @     Edisabledports port@0@endpoint 9>13interconnect@a0c0000@ 2qcom,sc7280-nsp-noc#1@remoteproc@a3000002qcom,sc7280-cdsp-pas@ 0LB?????0]wdogfatalreadyhandoverstop-ackshutdown-ackW3xol88zcxmx@AaBstopEokay qcom/qcm6490/cdsp.mbnglink-edge& *& 3cdsp@fastrpc 2qcom,fastrpc fastrpcglink-apps-dsp 3cdsp  compute-cb@12qcom,fastrpc-compute-cb@VB B compute-cb@22qcom,fastrpc-compute-cb@VB B compute-cb@32qcom,fastrpc-compute-cb@VB B compute-cb@42qcom,fastrpc-compute-cb@VB B compute-cb@52qcom,fastrpc-compute-cb@VB B compute-cb@62qcom,fastrpc-compute-cb@VB B compute-cb@72qcom,fastrpc-compute-cb@VB B compute-cb@82qcom,fastrpc-compute-cb@VB B compute-cb@112qcom,fastrpc-compute-cb@ VB B compute-cb@122qcom,fastrpc-compute-cb@ VB B compute-cb@132qcom,fastrpc-compute-cb@ VB B compute-cb@142qcom,fastrpc-compute-cb@VB B usb@a600000 2qcom,sc7280-dwc3qcom,snps-dwc3@ `Eokay(W999 99#cfg_noccoreifacesleepmock_utmi^99n$ TE]dwc_usb3pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irql92 9 0C D'musb-ddrapps-usb  VB : S - k  L 1C76usb2-phyusb3-phy super-speed `peripheralports port@0@endpointport@1@endpoint 9D10video-codec@aa000002qcom,sc7280-venus@  (WEEE EE&corebusifacevcodec_corevcodec_buslEE8zvenusvcodec0cxF0D(Gmcpu-cfgvideo-mem VB! H Edisabledopp-table2operating-points-v21Fopp-133330000tP/opp-240000000N0opp-3350000001opp-424000000E2opp-460000048k 0Iclock-controller@aaf00002qcom,sc7280-videocc@ W33bi_tcxobi_tcxo_ao$1Ecci@ac4a000!2qcom,sc7280-cciqcom,msm8996-cci@ Ġ lJ(WJJjJJJ-camnoc_axislow_ahb_srccpas_ahbccicci_src1KL;MN#defaultsleep  Edisabledi2c-bus@0@B@ i2c-bus@1@B@ cci@ac4b000!2qcom,sc7280-cciqcom,msm8996-cci@ İ lJ(WJJjJJJ-camnoc_axislow_ahb_srccpas_ahbccicci_src1OP;QR#defaultsleep  Edisabledi2c-bus@0@B@ i2c-bus@1@B@ isp@acb30002qcom,sc7280-camss@ 0 ˠ  ̀  @ ` ΀ @ `@ @ @@ ̰@sLcsid0csid1csid2csid_lite0csid_lite1csiphy0csiphy1csiphy2csiphy3csiphy4vfe0vfe1vfe2vfe_lite0vfe_lite1WJJJ*J J+J"J,J$J-J&J.J(9 9 J1J5J4J7J8J<J;J>J?JCJBJEJFJIJKJLJNJPJQecamnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timercsiphy4csiphy4_timergcc_axi_hfgcc_axi_sficp_ahbvfe0vfe0_axivfe0_cphy_rxvfe0_csidvfe1vfe1_axivfe1_cphy_rxvfe1_csidvfe2vfe2_axivfe2_cphy_rxvfe2_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidgzhs]csid0csid1csid2csid_lite0csid_lite1csiphy0csiphy1csiphy2csiphy3csiphy4vfe0vfe1vfe2vfe_lite0vfe_lite10DG mahbhf_0 VB lJJJJzife0ife1ife2top Edisabledports port@0@port@1@port@2@port@3@port@4@clock-controller@ad000002qcom,sc7280-camcc@ W334bi_tcxobi_tcxo_aosleep_clk$1Jclock-controller@af000002qcom,sc7280-dispcc@ @W39SS77TTbi_tcxogcc_disp_gpll0_clkdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdp_phy_pll_link_clkdp_phy_pll_vco_div_clkedp_phy_pll_link_clkedp_phy_pll_vco_div_clk$1Udisplay-subsystem@ae000002qcom,sc7280-mdss@ LmdsslUW9UUifaceahbcore Sw0GD mmdp0-memcpu-cfg VB  U 9Eokay1Wdisplay-controller@ae010002qcom,sc7280-dpu @ 0 0 Lmdpvbif0W99UUUU%!busnrt_busifacelutcorevsync^U%Un$$Vl8Wports port@0@endpoint 9X1]port@1@endpoint 9Y1eport@2@endpoint 9Z1gopp-table2operating-points-v21Vopp-200000000 /opp-3000000000opp-380000000W1opp-50666666732opp-608000000$=XIdsi@ae94000(2qcom,sc7280-dsi-ctrlqcom,mdss-dsi-ctrl@ @ Ldsi_ctrlW0WUUUUU9$bytebyte_intfpixelcoreifacebus^UU  hSS[l81S \ Eokay ports port@0@endpoint 9]1Xport@1@endpoint 9^ 1bopp-table2operating-points-v21[opp-187500000 -/opp-3000000000opp-358000000V1panel@02novatek,nt36672e@ , _ ` ` aportendpoint 9b1^phy@ae944002qcom,sc7280-dsi-phy-7nm0@ D F ILdsi_phydsi_phy_lanedsi_pll$SWU3 ifacerefEokay 1Sedp@aea00002qcom,sc7280-edp#default1cP@     W(WUUUUU;core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel^UU hTT1T6dpdl8 Edisabledports port@0@endpoint 9e1Yport@1@endpointopp-table2operating-points-v21dopp-160000000 h/opp-270000000߀0opp-540000000 /2opp-8100000000G2phy@aec2a002qcom,sc7280-edp-phy@@ * " & W39 auxcfg_ahb$S Edisabled1Tdisplayport-controller@ae900002qcom,sc7280-dpP@     W (WUUU UU;core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel^U U h77176dpfl8x Edisabledports port@0@endpoint 9g1Zport@1@endpoint 9h11opp-table2operating-points-v21fopp-160000000 h/opp-270000000߀0opp-540000000 /1opp-8100000000G2interrupt-controller@b2200002qcom,sc7280-pdcqcom,pdc@ " ((672;8>v@BEVF6|a? w1reset-controller@b5e00002qcom,sc7280-pdc-global@ ^ Ereservedthermal-sensor@c263000 2qcom,sc7280-tsensqcom,tsens-v2 @ &0 "  ]uplowcritical1thermal-sensor@c265000 2qcom,sc7280-tsensqcom,tsens-v2 @ &P "0 ]uplowcritical1reset-controller@c2a0000(2qcom,sc7280-aoss-ccqcom,sdm845-aoss-cc@ *power-management@c300000#2qcom,sc7280-aoss-qmpqcom,aoss-qmp@ 0& *&$1sram@c3f00002qcom,rpmh-stats@ ?spmi@c4400002qcom,spmi-pmic-arbP@ D ``p @`Lcorechnlsobsrvrintrcnfg ]periph_irq &  wpmic@82qcom,pm7250bqcom,spmi-pmic@ usb-vbus-regulator@1100,2qcom,pm7250b-vbus-regqcom,pm8150b-vbus-reg@ Edisabled1itypec@1500&2qcom,pm7250b-typecqcom,pm8150b-typec@]or-rid-detect-changevpd-detectcc-state-changevconn-ocvbus-changeattach-detachlegacy-cable-detecttry-snk-src-detectsig-txsig-rxmsg-txmsg-rxmsg-tx-failedmsg-tx-discardedmsg-rx-discardedfr-swap i Edisabledtemp-alarm@24002qcom,spmi-temp-alarm@$$ j %thermal1adc@31002qcom,spmi-adc5@1  611jchannel@0@ H 3ref_gndchannel@1@ H 3vref_1p25channel@2@ H 3die_tempchannel@7@ H 3usb_in_i_uvchannel@8@ H 3usb_in_v_div_16channel@9@  H 3chg_tempchannel@e@ Y H 3smb1390_thermchannel@1e@ H 3chg_midchannel@4b@K Y H m 3bat_idchannel@83@ H 3vph_pwrchannel@84@ H 3vbat_snschannel@99@ H 3chg_sbuxadc-tm@35002qcom,spmi-adc-tm5@55  Edisabledgpio@c000!2qcom,pm7250b-gpioqcom,spmi-gpio@ 6 Rk  Fw1klcd-disp-bias-en-state ^gpio2 cfunc1 { ~   1pmic@92qcom,pm7250bqcom,spmi-pmic@  pmic@12qcom,pm7325qcom,spmi-pmic@ temp-alarm@a002qcom,spmi-temp-alarm@  1gpio@8800 2qcom,pm7325-gpioqcom,spmi-gpio@ 6 Rl  Fw1lkey-vol-up-state ^gpio6 cnormal   ~1pmic@22qcom,pm8350cqcom,spmi-pmic@ temp-alarm@a002qcom,spmi-temp-alarm@  1gpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpio@ 6 Rm  Fw1mpmic-lcd-bl-en-state ^gpio7 cnormal { ~  1pmic-lcd-bl-pwm-state ^gpio8 cfunc1 { ~  1nled-controller@ee00+2qcom,pm8350c-flash-ledqcom,spmi-flash-led@ Edisabledpwm2qcom,pm8350c-pwm Eokay1n#default1multi-led  cstatus led@1@ led@2@ led@3@ pmic@02qcom,pmk8350qcom,spmi-pmic@ pon@13002qcom,pmk8350-pon@ Lhlospbspwrkey2qcom,pmk8350-pwrkey tEokayresin2qcom,pmk8350-resinEokay radc@31002qcom,spmi-adc7@1 1 6adc-tm@34002qcom,spmi-adc-tm5-gen2@44  Edisabledrtc@61002qcom,pmk8350-rtc@ab Lrtcalarmb Edisablednvram@70002qcom,spmi-sdam@p  9pnvram@71002qcom,spmi-sdam@q  9qreboot-reason@48@H1nvram@74002qcom,spmi-sdam@t  9tnvram@7c002qcom,spmi-sdam@|  9|nvram@7d002qcom,spmi-sdam@}  9}nvram@84002qcom,spmi-sdam@  9nvram@85002qcom,spmi-sdam@  9nvram@86002qcom,spmi-sdam@  9nvram@98002qcom,spmi-sdam@  9nvram@9d002qcom,spmi-sdam@  9gpio@b000!2qcom,pmk8350-gpioqcom,spmi-gpio@ 6 Ro Fw1opinctrl@f1000002qcom,sc7280-pinctrl@0  6 Fw R  01cci0-default-state ^gpio69gpio70 ccci_i2c l 1Kcci0-sleep-state ^gpio69gpio70 ccci_i2c l 1Mcci1-default-state ^gpio71gpio72 ccci_i2c l 1Lcci1-sleep-state ^gpio71gpio72 ccci_i2c l 1Ncci2-default-state ^gpio73gpio74 ccci_i2c l 1Occi2-sleep-state ^gpio73gpio74 ccci_i2c l 1Qcci3-default-state ^gpio75gpio76 ccci_i2c l 1Pcci3-sleep-state ^gpio75gpio76 ccci_i2c l 1Rdp-hot-plug-det-state ^gpio47 cdp_hotedp-hot-plug-det-state ^gpio60 cedp_hot1cmi2s0-data0-state ^gpio98 cmi2s0_data0mi2s0-data1-state ^gpio99 cmi2s0_data1mi2s0-mclk-state ^gpio96 cpri_mi2smi2s0-sclk-state ^gpio97 cmi2s0_sckmi2s0-ws-state ^gpio100 cmi2s0_wsmi2s1-data0-state ^gpio107 cmi2s1_data0mi2s1-sclk-state ^gpio106 cmi2s1_sckmi2s1-ws-state ^gpio108 cmi2s1_wspcie0-clkreq-n-state ^gpio88 cpcie0_clkreqn1pcie1-clkreq-n-state ^gpio79 cpcie1_clkreqn1qspi-clk-state ^gpio14 cqspi_clkqspi-cs0-state ^gpio15 cqspi_csqspi-cs1-state ^gpio19 cqspi_csqspi-data0-state ^gpio12 cqspi_dataqspi-data1-state ^gpio13 cqspi_dataqspi-data23-state ^gpio16gpio17 cqspi_dataqup-i2c0-data-clk-state ^gpio0gpio1 cqup001Hqup-i2c1-data-clk-state ^gpio4gpio5 cqup011Rqup-i2c2-data-clk-state ^gpio8gpio9 cqup021Yqup-i2c3-data-clk-state ^gpio12gpio13 cqup031`qup-i2c4-data-clk-state ^gpio16gpio17 cqup041gqup-i2c5-data-clk-state ^gpio20gpio21 cqup051nqup-i2c6-data-clk-state ^gpio24gpio25 cqup061squp-i2c7-data-clk-state ^gpio28gpio29 cqup071zqup-i2c8-data-clk-state ^gpio32gpio33 cqup101qup-i2c9-data-clk-state ^gpio36gpio37 cqup111qup-i2c10-data-clk-state ^gpio40gpio41 cqup121qup-i2c11-data-clk-state ^gpio44gpio45 cqup131qup-i2c12-data-clk-state ^gpio48gpio49 cqup141qup-i2c13-data-clk-state ^gpio52gpio53 cqup151qup-i2c14-data-clk-state ^gpio56gpio57 cqup161qup-i2c15-data-clk-state ^gpio60gpio61 cqup171qup-spi0-data-clk-state ^gpio0gpio1gpio2 cqup001Kqup-spi0-cs-state ^gpio3 cqup001Lqup-spi0-cs-gpio-state ^gpio3 cgpioqup-spi1-data-clk-state ^gpio4gpio5gpio6 cqup011Squp-spi1-cs-state ^gpio7 cqup011Tqup-spi1-cs-gpio-state ^gpio7 cgpioqup-spi2-data-clk-state ^gpio8gpio9gpio10 cqup021Zqup-spi2-cs-state ^gpio11 cqup021[qup-spi2-cs-gpio-state ^gpio11 cgpioqup-spi3-data-clk-state ^gpio12gpio13gpio14 cqup031aqup-spi3-cs-state ^gpio15 cqup031bqup-spi3-cs-gpio-state ^gpio15 cgpioqup-spi4-data-clk-state ^gpio16gpio17gpio18 cqup041hqup-spi4-cs-state ^gpio19 cqup041iqup-spi4-cs-gpio-state ^gpio19 cgpioqup-spi5-data-clk-state ^gpio20gpio21gpio22 cqup051oqup-spi5-cs-state ^gpio23 cqup051pqup-spi5-cs-gpio-state ^gpio23 cgpioqup-spi6-data-clk-state ^gpio24gpio25gpio26 cqup061tqup-spi6-cs-state ^gpio27 cqup061uqup-spi6-cs-gpio-state ^gpio27 cgpioqup-spi7-data-clk-state ^gpio28gpio29gpio30 cqup071{qup-spi7-cs-state ^gpio31 cqup071|qup-spi7-cs-gpio-state ^gpio31 cgpioqup-spi8-data-clk-state ^gpio32gpio33gpio34 cqup101qup-spi8-cs-state ^gpio35 cqup101qup-spi8-cs-gpio-state ^gpio35 cgpioqup-spi9-data-clk-state ^gpio36gpio37gpio38 cqup111qup-spi9-cs-state ^gpio39 cqup111qup-spi9-cs-gpio-state ^gpio39 cgpioqup-spi10-data-clk-state ^gpio40gpio41gpio42 cqup121qup-spi10-cs-state ^gpio43 cqup121qup-spi10-cs-gpio-state ^gpio43 cgpioqup-spi11-data-clk-state ^gpio44gpio45gpio46 cqup131qup-spi11-cs-state ^gpio47 cqup131qup-spi11-cs-gpio-state ^gpio47 cgpioqup-spi12-data-clk-state ^gpio48gpio49gpio50 cqup141qup-spi12-cs-state ^gpio51 cqup141qup-spi12-cs-gpio-state ^gpio51 cgpioqup-spi13-data-clk-state ^gpio52gpio53gpio54 cqup151qup-spi13-cs-state ^gpio55 cqup151qup-spi13-cs-gpio-state ^gpio55 cgpioqup-spi14-data-clk-state ^gpio56gpio57gpio58 cqup161qup-spi14-cs-state ^gpio59 cqup161qup-spi14-cs-gpio-state ^gpio59 cgpioqup-spi15-data-clk-state ^gpio60gpio61gpio62 cqup171qup-spi15-cs-state ^gpio63 cqup171qup-spi15-cs-gpio-state ^gpio63 cgpioqup-uart0-cts-state ^gpio0 cqup001Nqup-uart0-rts-state ^gpio1 cqup001Oqup-uart0-tx-state ^gpio2 cqup001Pqup-uart0-rx-state ^gpio3 cqup001Qqup-uart1-cts-state ^gpio4 cqup011Uqup-uart1-rts-state ^gpio5 cqup011Vqup-uart1-tx-state ^gpio6 cqup011Wqup-uart1-rx-state ^gpio7 cqup011Xqup-uart2-cts-state ^gpio8 cqup021\qup-uart2-rts-state ^gpio9 cqup021]qup-uart2-tx-state ^gpio10 cqup021^qup-uart2-rx-state ^gpio11 cqup021_qup-uart3-cts-state ^gpio12 cqup031cqup-uart3-rts-state ^gpio13 cqup031dqup-uart3-tx-state ^gpio14 cqup031equp-uart3-rx-state ^gpio15 cqup031fqup-uart4-cts-state ^gpio16 cqup041jqup-uart4-rts-state ^gpio17 cqup041kqup-uart4-tx-state ^gpio18 cqup041lqup-uart4-rx-state ^gpio19 cqup041mqup-uart5-tx-state ^gpio22 cqup051qqup-uart5-rx-state ^gpio23 cqup051rqup-uart6-cts-state ^gpio24 cqup061vqup-uart6-rts-state ^gpio25 cqup061wqup-uart6-tx-state ^gpio26 cqup061xqup-uart6-rx-state ^gpio27 cqup061yqup-uart7-cts-state ^gpio28 cqup071}qup-uart7-rts-state ^gpio29 cqup071~qup-uart7-tx-state ^gpio30 cqup071qup-uart7-rx-state ^gpio31 cqup071qup-uart8-cts-state ^gpio32 cqup101qup-uart8-rts-state ^gpio33 cqup101qup-uart8-tx-state ^gpio34 cqup101qup-uart8-rx-state ^gpio35 cqup101qup-uart9-cts-state ^gpio36 cqup111qup-uart9-rts-state ^gpio37 cqup111qup-uart9-tx-state ^gpio38 cqup111qup-uart9-rx-state ^gpio39 cqup111qup-uart10-cts-state ^gpio40 cqup121qup-uart10-rts-state ^gpio41 cqup121qup-uart10-tx-state ^gpio42 cqup121qup-uart10-rx-state ^gpio43 cqup121qup-uart11-cts-state ^gpio44 cqup131qup-uart11-rts-state ^gpio45 cqup131qup-uart11-tx-state ^gpio46 cqup131qup-uart11-rx-state ^gpio47 cqup131qup-uart12-cts-state ^gpio48 cqup141qup-uart12-rts-state ^gpio49 cqup141qup-uart12-tx-state ^gpio50 cqup141qup-uart12-rx-state ^gpio51 cqup141qup-uart13-cts-state ^gpio52 cqup151qup-uart13-rts-state ^gpio53 cqup151qup-uart13-tx-state ^gpio54 cqup151qup-uart13-rx-state ^gpio55 cqup151qup-uart14-cts-state ^gpio56 cqup161qup-uart14-rts-state ^gpio57 cqup161qup-uart14-tx-state ^gpio58 cqup161qup-uart14-rx-state ^gpio59 cqup161qup-uart15-cts-state ^gpio60 cqup171qup-uart15-rts-state ^gpio61 cqup171qup-uart15-tx-state ^gpio62 cqup171qup-uart15-rx-state ^gpio63 cqup171sdc1-clk-state ^sdc1_clk1:sdc1-cmd-state ^sdc1_cmd1;sdc1-data-state ^sdc1_data1<sdc1-rclk-state ^sdc1_rclk1=sdc1-clk-sleep-state ^sdc1_clk l 1>sdc1-cmd-sleep-state ^sdc1_cmd l 1?sdc1-data-sleep-state ^sdc1_data l 1@sdc1-rclk-sleep-state ^sdc1_rclk l 1Asdc2-clk-state ^sdc2_clk { l1#sdc2-cmd-state ^sdc2_cmd  l 1$sdc2-data-state ^sdc2_data  l 1%sdc2-clk-sleep-state ^sdc2_clk l 1'sdc2-cmd-sleep-state ^sdc2_cmd l 1(sdc2-data-sleep-state ^sdc2_data l 1)sd-cd-state ^gpio91 cgpio 1&wcd-reset-n-active-state ^gpio83 cgpio l {1sram@146a5000#2qcom,sc7280-imemsysconsimple-mfd@jP` 9jP`pil-reloc@594c2qcom,pil-reloc-info@YLiommu@15000000!2qcom,sc7280-smmu-500arm,mmu-500@  A`abcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY1Btbu@151dd0002qcom,sc7280-tbu@p Btbu@151e10002qcom,sc7280-tbu@p Btbu@151e50002qcom,sc7280-tbu@PGl9 Btbu@151e90002qcom,sc7280-tbu@Gl9 B tbu@151ed0002qcom,sc7280-tbu@@l9  Btbu@151f10002qcom,sc7280-tbu@@l9 Btbu@151f50002qcom,sc7280-tbu@Pq Btbu@151f90002qcom,sc7280-tbu@p Btbu@151fd0002qcom,sc7280-tbu@Gl9 B interrupt-controller@17a00000 2arm,gic-v3 @  w 91msi-controller@17a400002arm,gic-v3-its@. Edisabledwatchdog@17c10000#2qcom,apss-wdt-sc7280qcom,kpss-wdt@W4  Ereservedtimer@17c20000 9 2arm,armv7-timer-mem@frame@17c210009@ frame@17c230009  @0 Edisabledframe@17c250009  @P Edisabledframe@17c270009  @p Edisabledframe@17c290009  @ Edisabledframe@17c2b0009  @° Edisabledframe@17c2d0009 @ Edisabledrsc@182000002qcom,rpmh-rsc0@ !"Ldrv-0drv-1drv-2$F V bl'bcm-voter2qcom,bcm-voter1#power-controller2qcom,sc7280-rpmhpdr18opp-table2operating-points-v21ropp1 opp2 @1/opp3 10opp4 11opp5 opp6 12opp7 @opp8 1Iopp9 clock-controller2qcom,sc7280-rpmh-clkWsxo$13regulators-02qcom,pm7325-rpmh-regulatorsrbttttttttuvw'w5xJuXysuxsmps1vreg_s1b_1p872 1ysmps2vreg_s2b_0p8761wsmps7vreg_s7b_0p972)1usmps8vreg_s8b_1p272O`1xldo1vreg_l1b_0p912 H1/ldo2vreg_l2b_3p072)261-ldo3vreg_l3b_0p504 ldo4vreg_l4b_0p752 y ldo5reg_l5b_0p752l@ ldo6 vreg_l6b_1p2e 91ldo7vreg_l7b_2p952$61Fldo8vreg_l8b_0p904 Fpldo9 vreg_l9b_1p2O1ldo11vreg_l11b_1p504ldo12vreg_l12b_0p751 u ldo13vreg_l13b_0p53P ldo14vreg_l14b_1p08zldo15vreg_l15b_0p765 H`ldo16vreg_l16b_1p1 ldo17vreg_l17b_1p71ldo18vreg_l18b_1p8w@1ldo19vreg_l19b_1p8w@1Gregulators-12qcom,pm8350c-rpmh-regulatorsrcttttttttt*t9yKy\vwvutsmps1vreg_s1c_2p19!j!smps2vreg_s2c_0p752 q 5smps5vreg_s5c_0p752hsmps7vreg_s7c_0p752h 5smps9vreg_s9c_1p084iPPldo1 vreg_l1c_1p8w@6`1.ldo2vreg_l2c_1p62 6`ldo3 vreg_l3c_2p8*6 ldo4vreg_l4c_1p62 2Zldo5vreg_l5c_1p62 2Zldo6vreg_l6c_2p96-P61,ldo7 vreg_l7c_3p0-6ldo8vreg_l8c_1p62 1_ldo9vreg_l9c_2p96)2ŀ1+ldo10vreg_l10c_0p88 1ldo11vreg_l11c_2p8*6ldo12vreg_l12c_1p65-Pldo13vreg_l13c_2p7)26bobvreg_bob_3p296-backlight2pwm-backlight N Sm1#default1aregulator-lcd-disp-bias2regulator-fixedlcd_disp_biasS`S` `ke1#default1`gpio-keys 2gpio-keys1#defaultkey-volume-up 3Volume_up l s xvph-pwr-regulator2regulator-fixedvph_pwr8u 8u 1taudio-codec-02qcom,wcd9370-codec1#default Svw@w@w@&w@>Mx1 interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathi2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15mmc1mmc2spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15serial0clock-frequency#clock-cellsphandlerangesregno-mapdevice_typeclocksenable-methodpower-domainspower-domain-namesnext-level-cacheoperating-points-v2capacity-dmips-mhzdynamic-power-coefficientinterconnectsqcom,freq-domain#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsqcom,dload-mode#interconnect-cellsqcom,bcm-votersmemory-regionhwlocksqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsinterrupts#power-domain-cellsdomain-idle-statesrequired-oppsdma-rangesclock-names#reset-cellsprotected-clocks#mbox-cellsbitspinctrl-namespinctrl-0pinctrl-1statusreg-namesiommusinterrupt-namesinterconnect-namesbus-widthsupports-cqedma-coherentqcom,dll-configqcom,ddr-configmmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-stroberesetsnon-removableno-sdno-sdiovmmc-supplyvqmmc-supplyopp-avg-kBps#dma-cellsdma-channelsdma-channel-maskdmasdma-namesqcom,rprocqcom,smem-statesqcom,smem-state-namesqcom,calibration-variantlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapreset-namesphysphy-namesclock-output-names#phy-cellsassigned-clocksassigned-clock-rateslanes-per-directionqcom,icereset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microampvccq2-supplyvccq2-max-microampvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesqcom,qmp#hwlock-cells#sound-dai-cellsqcom,din-portsqcom,dout-portsqcom,ports-word-lengthqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-lane-controlqcom,ports-block-pack-modeqcom,ports-hstartqcom,ports-hstopqcom,ports-block-group-countqcom,rx-port-mappingqcom,rx-channel-mappingqcom,tx-port-mappingqcom,tx-channel-mappingpowerdown-gpiossound-name-prefix#thermal-sensor-cellsvdd-supplyqcom,port-mappingqcom,dmic-sample-rategpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthbias-disablebias-pull-downslew-ratebias-bus-holdqcom,gmunvmem-cellsnvmem-cell-namesfirmware-nameopp-levelopp-supported-hw#iommu-cells#global-interruptsqcom,stream-id-rangelabelremote-endpointqcom,cmb-element-bitsqcom,cmb-msrs-numarm,scatter-gatherqcom,replicator-loses-contextqcom,dsb-element-bitsqcom,dsb-msrs-numarm,coresight-loses-context-with-cpuqcom,skip-power-upcd-gpiosvdda33-supplyvdda18-supplyorientation-switchsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkmaximum-speedusb-role-switchqcom,glink-channelsqcom,non-secure-domainqcom,vmidsqcom,domainqcom,intentsqcom,protection-domainwakeup-sourcesnps,parkmode-disable-ss-quirknum-hc-interruptersdr_modeassigned-clock-parentsrefgen-supplyvdda-supplydata-lanesvddi-supplyavdd-supplyavee-supplybacklightvdds-supplyqcom,pdc-ranges#qcom,sensorsqcom,channelvdd-vbus-supplyio-channelsio-channel-names#io-channel-cellsqcom,pre-scalingqcom,hw-settle-timeqcom,ratiometricqcom,drive-strengthinput-disableoutput-enablepower-sourceinput-enablebias-pull-upoutput-low#pwm-cellscolorlinux,codewakeup-parentgpio-reserved-rangesmsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-l1-l4-l12-l15-supplyvdd-l2-l7-supplyvdd-l3-supplyvdd-l5-supplyvdd-l6-l9-l10-supplyvdd-l8-supplyvdd-l11-l17-l18-l19-supplyvdd-l13-supplyvdd-l14-l16-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allow-set-loadregulator-allowed-modesvdd-s9-supplyvdd-s10-supplyvdd-l1-l12-supplyvdd-l2-l8-supplyvdd-l3-l4-l5-l7-l13-supplyvdd-l6-l9-l11-supplyvdd-l10-supplyvdd-bob-supply#freq-domain-cellsaudio-routinglink-namesound-daipolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicemode-recoverymode-bootloaderpwmsenable-gpiosgpioenable-active-highdebounce-intervallinux,can-disablevdd-buck-supplyvdd-rxtx-supplyvdd-px-supplyvdd-mic-bias-supplyqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,rx-deviceqcom,tx-device