8( [%beacon,beacon-rzg2mrenesas,r8a774a1 &,7Beacon EmbeddedWorks RZ/G2M Development Kitaudio_clk_a fixed-clock=Jaudio_clk_b fixed-clock=JXZMaudio_clk_c fixed-clock=JZNcan fixed-clock=JZ3opp-table-0operating-points-v2bZ opp-500000000met opp-1000000000m;t opp-1500000000mYh/t opp-table-1operating-points-v2bZ opp-800000000m/t opp-1000000000m;t opp-1200000000mGt cpus cpu-mapcluster0core0core1cluster1core0core1core2core3cpu@0arm,cortex-a57cpu psciV  (Zcpu@1arm,cortex-a57cpu psci  (Zcpu@100arm,cortex-a53cpu psci(  0Zcpu@101arm,cortex-a53cpu psci  0Zcpu@102arm,cortex-a53cpu psci  0Zcpu@103arm,cortex-a53cpu psci  0Zcache-controller-0cache 7EZ cache-controller-1cache7EZ extal fixed-clock=JP*QZextalr fixed-clock=JQZpcie_bus fixed-clock=JZnpmu_a53arm,cortex-a53-pmu0\TUVWgpmu_a57arm,cortex-a57-pmu\HIgpsciarm,psci-1.0arm,psci-0.2smcscif fixed-clock=JZ!soc simple-busQ zwatchdog@e6020000+renesas,r8a774a1-wdtrenesas,rcar-gen3-wdt  \   okay<gpio@e6050000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpioP \   Zgpio@e6051000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpioP \    Z$gpio@e6052000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpio P \@   Z2gpio@e6053000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpio0P \`   Z<gpio@e6054000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpio@P \   Zgpio@e6055000-renesas,gpio-r8a774a1renesas,rcar-gen3-gpioPP \    Zgpio@e6055400-renesas,gpio-r8a774a1renesas,rcar-gen3-gpioTP \     Zusb-hub-reset-hog usb-hub-resetgpio@e6055800-renesas,gpio-r8a774a1renesas,rcar-gen3-gpioXP \    Zpinctrl@e6060000renesas,pfc-r8a774a1 QdefaultZavbZ0mux&avb_linkavb_mdioavb_mii-avbpins_mdio &avb_mdio6pins_mii_txKEPIN_AVB_TX_CTLPIN_AVB_TXCPIN_AVB_TD0PIN_AVB_TD1PIN_AVB_TD2PIN_AVB_TD36 scif2 &scif2_data_a-scif2Z9hscif0&hscif0_datahscif0_ctrl-hscif0Z"hscif1&hscif1_data_ahscif1_ctrl_a-hscif1Z&hscif2&hscif2_data_a-hscif2Z'scif0 &scif0_data-scif0Z8scif5 &scif5_data_a-scif5Z:scif_clk &scif_clk_a -scif_clkZi2c0&i2c0-i2c0Zsd2&sdhi2_data4sdhi2_ctrl-sdhi2JZjsd3 &sdhi3_data8sdhi3_ctrlsdhi3_ds-sdhi3JZmcan0 &can0_data_a-can0Z4can1 &can1_data-can1Z5du'&du_rgb888du_syncdu_clk_out_1du_disp-duZi2c2&i2c2_a-i2c2Zi2c5&i2c5-i2c5ZledsEGP_0_4GP_7_0GP_7_1GP_7_3WZmsiof1'&msiof1_clk_gmsiof1_rxd_gmsiof1_txd_g-msiof1Z;pwm0&pwm0-pwm0Z6pwm2&pwm2_a-pwm2Z7sd0&sdhi0_data4sdhi0_ctrl-sdhi0J Zfsd0_uhs&sdhi0_data4sdhi0_ctrl-sdhi0JZgsound$&ssi01239_ctrlssi0_datassi1_data_a-ssiZOsound_clk&audio_clk_a_aaudio_clk_b_a -audio_clkZPusb0Zdmux&usb0-usb0usb1Zemux&usb1-usb1usb30Z\mux&usb30-usb30timer@e60f0000-renesas,r8a774a1-cmt0renesas,rcar-gen3-cmt0\ /ffck  / disabledtimer@e6130000-renesas,r8a774a1-cmt1renesas,rcar-gen3-cmt1`\xyz{|}~ .ffck  . disabledtimer@e6140000-renesas,r8a774a1-cmt1renesas,rcar-gen3-cmt1`\ -ffck  - disabledtimer@e6148000-renesas,r8a774a1-cmt1renesas,rcar-gen3-cmt1`\ ,ffck  , disabledclock-controller@e6150000renesas,r8a774a1-cpg-mssr  fextalextalr=rQZ reset-controller@e6160000renesas,r8a774a1-rstQsystem-controller@e6180000renesas,r8a774a1-syscrZthermal@e6198000renesas,r8a774a1-thermal0$\CDE     Zinterrupt-controller@e61c0000&renesas,intc-ex-r8a774a1renesas,irqcH\   timer@e61e0000!renesas,tmu-r8a774a1renesas,tmu0$\tuni0tuni1tuni2 }ffck  }okaytimer@e6fc0000!renesas,tmu-r8a774a1renesas,tmu00\tuni0tuni1tuni2ticpi2 |ffck  |okaytimer@e6fd0000!renesas,tmu-r8a774a1renesas,tmu00\/012tuni0tuni1tuni2ticpi2 {ffck  {okaytimer@e6fe0000!renesas,tmu-r8a774a1renesas,tmu0$\tuni0tuni1tuni2 zffck  zokaytimer@ffc00000!renesas,tmu-r8a774a1renesas,tmu0$\tuni0tuni1tuni2 yffck  yokayi2c@e6500000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cP@ \     txrxtxrxnokayJdefaulti2c@e6508000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cP@ \      txrxtxrx disabledi2c@e6510000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cQ@ \     txrxtxrxokayJdefaultgpio@21 onnn,pca9654!Zgpio@22 onnn,pca9654"gpio@23 onnn,pca9654#Zclock-controller@6aidt,5p49v6965j=fxin n6n6wwZOUT1-6w@LdOUT2-6w@LdOUT3-62ZLdOUT4-62ZLdi2c@e66d0000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cm@ \"   txrxn disabledi2c@e66d8000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cm@ \   txrxnokayJgpio@20 onnn,pca9654 R]i2c4_20_0wl_reg_onbt_reg_oni2c4_20_3i2c4_20_4bt_dev_wakei2c4_20_6i2c4_20_7Z#gpio@21 onnn,pca9654! me]i2c4_21_0zoe_pwr_onzoe_extintzoe_reset_nsara_reseti2c4_21_5sara_pwr_offsara_networking_statuseeprom@50microchip,24c64atmel,24c64 Prtc@51 nxp,pcf85263Qversaclock-som@6aidt,5p49v6965j=fxin UUsY@ZOUT1-6w@LdOUT2-6w@LdOUT3-6w@LdOUT4-62ZLdi2c@e66e0000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cn@ \   txrxnokayJdefaultwm8962@1a wlf,wm8962portendpoint ZStouchscreen@26ilitek,ili2117& m hd3ss3220@47 ti,hd3ss3220G mports port@0endpoint Zport@1endpoint Z_gpio@70 nxp,pca9538pN]lcd_resetlcd_pwrlcd_selectbacklight-enableTouch_shdwnLCD_H_pollcd_V_polZi2c@e66e8000 +renesas,i2c-r8a774a1renesas,rcar-gen3-i2cn@ \   txrx disabledi2c@e60b0000 ?renesas,iic-r8a774a1renesas,rcar-gen3-iicrenesas,rmobile-iic % \   txrx disabledserial@e6540000=renesas,hscif-r8a774a1renesas,rcar-gen3-hscifrenesas,hscifT` \  !ffckbrg_intscif_clk 1010 txrxtxrx  okay"default(bluetoothbrcm,bcm43438-bt 8# G$ Y#%fextclkm= serial@e6550000=renesas,hscif-r8a774a1renesas,rcar-gen3-hscifrenesas,hscifU` \  !ffckbrg_intscif_clk 3232 txrxtxrx  okay&default(serial@e6560000=renesas,hscif-r8a774a1renesas,rcar-gen3-hscifrenesas,hscifV` \  !ffckbrg_intscif_clk 5454 txrxtxrx  okay'defaultserial@e66a0000=renesas,hscif-r8a774a1renesas,rcar-gen3-hscifrenesas,hscifj` \  !ffckbrg_intscif_clk76txrx   disabledserial@e66b0000=renesas,hscif-r8a774a1renesas,rcar-gen3-hscifrenesas,hscifk` \  !ffckbrg_intscif_clk98txrx   disabledusb@e6590000/renesas,usbhs-r8a774a1renesas,rcar-gen3-usbhsY \k   (())ch0ch1ch2ch3w *usb   okayotgclock-controller@e6590630Frenesas,r8a774a1-rcar-usb2-clock-selrenesas,rcar-gen3-usb2-clock-selY0$  +'fehci_ohcihs-usb-ifusb_extalusb_xtal=   ehci_ohcihs-usb-ifokayZadma-controller@e65a0000+renesas,r8a774a1-usb-dmacrenesas,usb-dmacZ\mmch0ch1 J  JZ(dma-controller@e65b0000+renesas,r8a774a1-usb-dmacrenesas,usb-dmac[\nnch0ch1 K  KZ)usb-phy@e65ee0005renesas,r8a774a1-usb3-phyrenesas,rcar-gen3-usb3-phy^ H+,fusb3-ifusb3s_clkusb_extal  Hokaydma-controller@e6700000(renesas,dmac-r8a774a1renesas,rcar-dmacp\Lerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15 ffck  ---------- - - - - --Zdma-controller@e7300000(renesas,dmac-r8a774a1renesas,rcar-dmac0\456789:;<=>?Lerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15 ffck  .......... . . . . ..Zdma-controller@e7310000(renesas,dmac-r8a774a1renesas,rcar-dmac1\Lerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15 ffck  ................Ziommu@e6740000renesas,ipmmu-r8a774a1t/ Z-iommu@e7740000renesas,ipmmu-r8a774a1t/ Z.iommu@e6570000renesas,ipmmu-r8a774a1W/ Zoiommu@e67b0000renesas,ipmmu-r8a774a1{\ Z/iommu@ec670000renesas,ipmmu-r8a774a1g/ Z[iommu@fd800000renesas,ipmmu-r8a774a1/ iommu@fd950000renesas,ipmmu-r8a774a1/ iommu@fe6b0000renesas,ipmmu-r8a774a1k/Zqiommu@febd0000renesas,ipmmu-r8a774a1/  Zrethernet@e68000005renesas,etheravb-r8a774a1renesas,etheravb-rcar-gen3,\'()*+,-./0123456789:;<=>?sch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15ch16ch17ch18ch19ch20ch21ch22ch23ch24 , ffckrefclk  , rgmii-rxid- okay0default'1ethernet-phy@04ethernet-phy-id0022.1640ethernet-phy-ieee802.3-c22 m2  22 Z1can@e6c30000+renesas,can-r8a774a1renesas,rcar-gen3-can \  .3fclkp1clkp2can_clk  .bZ  okay4default>can@e6c38000+renesas,can-r8a774a1renesas,rcar-gen3-canÀ \  .3fclkp1clkp2can_clk  .bZ  okay5default>can@e66c0000/renesas,r8a774a1-canfdrenesas,rcar-gen3-canfdl\ ch_intg_int  .3ffckcanfdcan_clk  .Ĵ   disabledchannel0 disabledchannel1 disabledpwm@e6e30000&renesas,pwm-r8a774a1renesas,pwm-rcarW     okay6defaultZpwm@e6e31000&renesas,pwm-r8a774a1renesas,pwm-rcarW      disabledpwm@e6e32000&renesas,pwm-r8a774a1renesas,pwm-rcar W     okay7defaultZpwm@e6e33000&renesas,pwm-r8a774a1renesas,pwm-rcar0W      disabledpwm@e6e34000&renesas,pwm-r8a774a1renesas,pwm-rcar@W      disabledpwm@e6e35000&renesas,pwm-r8a774a1renesas,pwm-rcarPW      disabledpwm@e6e36000&renesas,pwm-r8a774a1renesas,pwm-rcar`W      disabledserial@e6e60000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \  !ffckbrg_intscif_clk QPQP txrxtxrx  okay8defaultserial@e6e68000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \  !ffckbrg_intscif_clk SRSR txrxtxrx   disabledserial@e6e88000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \ 6 !ffckbrg_intscif_clk  txrxtxrx  6okay9defaultQserial@e6c50000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \  !ffckbrg_intscif_clkWVtxrx   disabledserial@e6c40000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \  !ffckbrg_intscif_clkYXtxrx   disabledserial@e6f30000:renesas,scif-r8a774a1renesas,rcar-gen3-scifrenesas,scif@ \  !ffckbrg_intscif_clk [Z[Z txrxtxrx  okay:defaultspi@e6e90000/renesas,msiof-r8a774a1renesas,rcar-gen3-msiofd \  A@A@ txrxtxrx    disabledspi@e6ea0000/renesas,msiof-r8a774a1renesas,rcar-gen3-msiofd \  CBCB txrxtxrx   okay;default b< spi@e6c00000/renesas,msiof-r8a774a1renesas,rcar-gen3-msiofd \ EDtxrx    disabledspi@e6c10000/renesas,msiof-r8a774a1renesas,rcar-gen3-msiofd \ GFtxrx    disabledvideo@e6ef0000renesas,vin-r8a774a1 \ +  +kokayports port@1 endpoint@0 =Zxendpoint@2 >Zvideo@e6ef1000renesas,vin-r8a774a1 \ *  *kokayports port@1 endpoint@0 ?Zyendpoint@2 @Zvideo@e6ef2000renesas,vin-r8a774a1  \ )  )kokayports port@1 endpoint@0 AZzendpoint@2 BZvideo@e6ef3000renesas,vin-r8a774a10 \ (  (kokayports port@1 endpoint@0 CZ{endpoint@2 DZvideo@e6ef4000renesas,vin-r8a774a1@ \ '  'kokayports port@1 endpoint@0 EZ|endpoint@2 FZvideo@e6ef5000renesas,vin-r8a774a1P \ &  &kokayports port@1 endpoint@0 GZ}endpoint@2 HZvideo@e6ef6000renesas,vin-r8a774a1` \ %  %kokayports port@1 endpoint@0 IZ~endpoint@2 JZvideo@e6ef7000renesas,vin-r8a774a1p \ $  $kokayports port@1 endpoint@0 KZendpoint@2 LZsound@ec5000004renesas,rcar_sound-r8a774a1renesas,rcar_sound-gen3PPZTTvvscuadgssiussiaudmapp`                           MN fssi-allssi.9ssi.8ssi.7ssi.6ssi.5ssi.4ssi.3ssi.2ssi.1ssi.0src.9src.8src.7src.6src.5src.4src.3src.2src.1src.0mix.1mix.0ctu.1ctu.0dvc.0dvc.1clk_aclk_bclk_cclk_i X           Dssi-allssi.9ssi.8ssi.7ssi.6ssi.5ssi.4ssi.3ssi.2ssi.1ssi.0okayOPdefault=JDrcar_sound,ctuctu-0ctu-1ctu-2ctu-3ctu-4ctu-5ctu-6ctu-7rcar_sound,dvcdvc-0Qtxdvc-1QtxZUrcar_sound,mixmix-0mix-1rcar_sound,srcsrc-0 \`RQrxtxsrc-1 \aRQrxtxZVsrc-2 \bRQrxtxsrc-3 \cRQrxtxsrc-4 \dRQrxtxsrc-5 \eRQrxtxsrc-6 \fRQrxtxsrc-7 \gRQrxtxsrc-8 \hRQrxtxsrc-9 \iRQrxtxrcar_sound,ssissi-0 \rRQrxtxZWssi-1 \sRQrxtxZTssi-2 \tRQrxtxZZssi-3 \uRQrxtxssi-4 \vR Q rxtxssi-5 \wR Q rxtxssi-6 \xR Qrxtxssi-7 \yRQrxtxssi-8 \zRQrxtxssi-9 \{RQrxtxrcar_sound,ssiussiu-0RQrxtxssiu-1R5Q6rxtxssiu-2R7Q8rxtxssiu-3RGQHrxtxssiu-4R?Q@rxtxssiu-5RCQDrxtxssiu-6ROQPrxtxssiu-7RSQTrxtxssiu-8RIQJrxtxssiu-9RKQLrxtxssiu-10RWQXrxtxssiu-11RYQZrxtxssiu-12R_Q`rxtxssiu-13RQrxtxssiu-14RQrxtxssiu-15RQrxtxssiu-16RcQdrxtxssiu-17RgQhrxtxssiu-18RkQlrxtxssiu-19RmQnrxtxssiu-20RQrxtxssiu-21RQrxtxssiu-22RQrxtxssiu-23RQrxtxssiu-24RoQprxtxssiu-25R!Q"rxtxssiu-26R#Q$rxtxssiu-27R%Q&rxtxssiu-28R'Q(rxtxssiu-29R)Q*rxtxssiu-30R+Q,rxtxssiu-31R-Q.rxtxssiu-32RqQrrxtxssiu-33RQrxtxssiu-34RQrxtxssiu-35RQrxtxssiu-36RQrxtxssiu-37RQ rxtxssiu-38R1Q2rxtxssiu-39R3Q4rxtxssiu-40RsQtrxtxssiu-41RuQvrxtxssiu-42RyQzrxtxssiu-43R{Q|rxtxssiu-44R}Q~rxtxssiu-45RQrxtxssiu-46RQrxtxssiu-47RQrxtxssiu-48RQrxtxssiu-49RQrxtxssiu-50RQrxtxssiu-51RQrxtxports port@0Zendpoint Si2s TUVWZport@1Zendpoint Xi2sYYZZYdma-controller@ec700000(renesas,dmac-r8a774a1renesas,rcar-dmacp\^@ABCDEFGHIJKLMNOLerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15 ffck  [[[[[[[[[[ [ [ [ [ [[ZRdma-controller@ec720000(renesas,dmac-r8a774a1renesas,rcar-dmacr\_PQRSTUVWXYZ[\]~Lerrorch0ch1ch2ch3ch4ch5ch6ch7ch8ch9ch10ch11ch12ch13ch14ch15 ffck  [[[[[[[[[[[[[[[[ZQusb@ee000000-renesas,xhci-r8a774a1renesas,rcar-gen3-xhci  \f H  Hokay\defaultZ]usb@ee0200007renesas,r8a774a1-usb3-perirenesas,rcar-gen3-usb3-peri \h H  Hokay]ports port@0endpoint ^Zport@1endpoint _Z usb@ee080000 generic-ohci \l  *usb   okayotgZbusb@ee0a0000 generic-ohci  \p `usb  okayZcusb@ee080100 generic-ehci \l$  a*usbb   okayotgusb@ee0a0100 generic-ehci  \p$  a`usbc  okayusb-phy@ee0802005renesas,usb2-phy-r8a774a1renesas,rcar-gen3-usb2-phy \l     okayddefaultZ*usb-phy@ee0a02005renesas,usb2-phy-r8a774a1renesas,rcar-gen3-usb2-phy    okayedefaultZ`mmc@ee100000-renesas,sdhi-r8a774a1renesas,rcar-gen3-sdhi  \ :  fcoreclkh   :. okayfgdefaultstate_uhshi  < )3@mmc@ee120000-renesas,sdhi-r8a774a1renesas,rcar-gen3-sdhi  \ 9  fcoreclkh   9.! disabledmmc@ee140000-renesas,sdhi-r8a774a1renesas,rcar-gen3-sdhi  \ 8 ! fcoreclkh   8."okaydefaultj)hkN\ol wifi@1brcm,bcm4329-fmac m$ host-wakemmc@ee160000-renesas,sdhi-r8a774a1renesas,rcar-gen3-sdhi  \ 7 # fcoreclkh   7.#okaymmdefaultstate_uhshk)Nspi@ee2000001renesas,r8a774a1-rpc-ifrenesas,rcar-gen3-rpc-if0  vregsdirmapwbuf \&     disabledinterrupt-controller@f1010000 arm,gic-400 @ \ ? fclk  Zpcie@fe000000-renesas,pcie-r8a774a1renesas,pcie-rcar-gen3 pcipz 00B88B$\tuv t ?nfpciepcie_bus  ?ookaypcie@ee800000-renesas,pcie-r8a774a1renesas,pcie-rcar-gen3 pcipz BB$\  >nfpciepcie_bus  >ookaypcie-ep@fe0000003renesas,r8a774a1-pcie-eprenesas,rcar-gen3-pcie-epP 08)vapb-basememory0memory1memory2memory3$\tuv ?fpcie ?  disabledpcie-ep@ee8000003renesas,r8a774a1-pcie-eprenesas,rcar-gen3-pcie-epP )vapb-basememory0memory1memory2memory3$\ >fpcie >  disabledfdp1@fe940000 renesas,fdp1$ \ w wpfcp@fe950000 renesas,fcpf g gqZpfcp@fe96f000 renesas,fcpv _ _rZsfcp@fea27000 renesas,fcpvp [  [rZtfcp@fea2f000 renesas,fcpv Z  Zr Zufcp@fea37000 renesas,fcpvp Y  Yr Zvfcp@fe9af000 renesas,fcpv c cqZwvsp@fe960000 renesas,vsp2 \  r rsvsp@fea20000 renesas,vsp2P \ o  otZvsp@fea28000 renesas,vsp2P \ n  nuZvsp@fea30000 renesas,vsp2P \ m  mvZvsp@fe9a0000 renesas,vsp2 \ w wwcsi2@fea80000renesas,r8a774a1-csi2 \    disabledports port@0port@1 endpoint@0 xZ=endpoint@1 yZ?endpoint@2 zZAendpoint@3 {ZCendpoint@4 |ZEendpoint@5 }ZGendpoint@6 ~ZIendpoint@7 ZKcsi2@feaa0000renesas,r8a774a1-csi2 \    disabledports port@0port@1 endpoint@0 Z>endpoint@1 Z@endpoint@2 ZBendpoint@3 ZDendpoint@4 ZFendpoint@5 ZHendpoint@6 ZJendpoint@7 ZLhdmi@fead0000-renesas,r8a774a1-hdmirenesas,rcar-gen3-hdmi \  ( fiahbisfr  okayports port@0endpoint Zport@1endpoint Zport@2endpoint YZXdisplay@feb00000renesas,du-r8a774a1$\  8   *fdu.0du.1du.2dclkin.0dclkin.1dclkin.2   du.0du.2okaydefaultports port@0endpoint Zport@1endpoint Zport@2endpoint Zlvds@feb90000renesas,r8a774a1-lvds   okayports port@0endpoint Zport@1endpoint Zchipid@fff00044 renesas,prrDQthermal-zonessensor1-thermal,BP`"tripssensor1-critr~ criticalsensor2-thermal,BP`"tripssensor2-critr~ criticalsensor3-thermal,BP`"cooling-mapsmap0 map1 tripstrip-point1r~passiveZsensor3-critr~ criticaltimerarm,armv8-timer0\ ?? ? ?sec-physphysvirthyp-physusb3s0 fixed-clock=JZ+usb_extal fixed-clock=JZ,memory@48000000memoryHxosc_32k fixed-clock=Josc_32kZ%regulator-1p8vregulator-fixed fixed-1.8Vw@w@Zkregulator-3p3vregulator-fixed fixed-3.3V2Z2ZZhwlan_pwrseqmmc-pwrseq-simple 2#% fext_clock"PZlbacklight-lvdspwm-backlight9 F Sa X @jZbacklight-dpipwm-backlight9 F Sa X!2?KXdjZhdmi0-outhdmi-connectoraportendpoint Zkeys gpio-keyskey-1 gUpkey-2 < iLeftkey-3 lDownkey-4 jRightkey-5 Centerleds gpio-ledsdefaultled0 LED0 heartbeatled1 LED1led2 LED2led3 LED3lvds panel-lvds9}vesa-24panel-timingJÀ 0 ( (   & 2 < I V `portendpoint Zrgbrocktech,rk070er9427 F$9portendpoint Zregulator-audioregulator-fixed audio-1.8Vw@w@ p uZregulator-lcdregulator-fixedlcd_panel_pwr2Z2Z p uZregulator-lcd-resetregulator-fixed nLCD_RESET2Z2Z p u Zregulator-cam0regulator-fixed reg_cam0w@w@ p uregulator-cam1regulator-fixed reg_cam1w@w@ p u sound_cardaudio-graph-card rcar-sound ? MicrophoneMic JackLineLine In JackHeadphoneHeadphone Jack G Headphone JackHPOUTLHeadphone JackHPOUTRIN3RMICBIASMic JackIN3Rregulator-vccq-sdhi0regulator-gpio SDHI0 VccQw@2Z   2Zw@Zix302-clock fixed-clock=J@Zx304-clock fixed-clock=J}x@Zconnectorusb-c-connectorUSB-C dualports port@0endpoint Z^port@1endpoint Zaliases /soc/i2c@e6500000 /soc/i2c@e6508000 /soc/i2c@e6510000 /soc/i2c@e66d0000 /soc/i2c@e66d8000 /soc/i2c@e66e0000 /soc/i2c@e66e8000 /soc/i2c@e60b0000 /soc/serial@e6e88000 /soc/serial@e6540000 /soc/serial@e6550000 /soc/serial@e6e60000 &/soc/serial@e6560000 ./soc/serial@e6f30000 6/soc/ethernet@e6800000 @/soc/mmc@ee160000 E/soc/mmc@ee100000 J/soc/mmc@ee140000chosen Oserial0:115200n8memory@600000000memory compatible#address-cells#size-cellsinterrupt-parentmodel#clock-cellsclock-frequencyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendcpuregdevice_typepower-domainsnext-level-cacheenable-methoddynamic-power-coefficientclocksoperating-points-v2capacity-dmips-mhz#cooling-cellscache-unifiedcache-levelbootph-allinterruptsinterrupt-affinityrangesresetsstatustimeout-sec#gpio-cellsgpio-controllergpio-ranges#interrupt-cellsinterrupt-controllergpio-hoggpiosoutput-highline-namepinctrl-0pinctrl-namesgroupsfunctiondrive-strengthpinspower-sourcebias-pull-downclock-names#power-domain-cells#reset-cells#thermal-sensor-cellsinterrupt-namesdmasdma-namesi2c-scl-internal-delay-nsidt,shutdownidt,output-enable-activeassigned-clocksassigned-clock-ratesidt,modeidt,voltage-microvoltidt,slew-percentgpio-line-namesinterrupts-extendedpagesizeread-onlyDCVDD-supplyDBVDD-supplyAVDD-supplyCPVDD-supplyMICVDD-supplyPLLVDD-supplySPKVDD1-supplySPKVDD2-supplygpio-cfgremote-endpointwakeup-sourceuart-has-rtsctsshutdown-gpioshost-wakeup-gpiosdevice-wakeup-gpiosmax-speedrenesas,buswaitphysphy-namesdr_modereset-names#dma-cellsdma-channels#phy-cellsiommusrenesas,ipmmu-main#iommu-cellsphy-moderx-internal-delay-pstx-internal-delay-psphy-handlereset-gpiosrenesas,can-clock-select#pwm-cellscs-gpiosrenesas,idreg-names#sound-dai-cellsshared-pindai-formatbitclock-masterframe-masterplaybackcapturecompanionusb-role-switchmax-frequencypinctrl-1vmmc-supplyvqmmc-supplycd-gpiosbus-widthsd-uhs-sdr50sd-uhs-sdr104non-removablecap-power-off-cardkeep-power-in-suspendmmc-pwrseqmmc-hs200-1_8vno-sdno-sdiofixed-emmc-driver-typebus-rangedma-rangesinterrupt-map-maskinterrupt-mapiommu-mapiommu-map-maskrenesas,fcprenesas,vspspolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionclock-output-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onpost-power-on-delay-mspower-supplyenable-gpiospwmsbrightness-levelsdefault-brightness-levellinux,codelabeldebounce-intervallinux,default-triggerwidth-mmheight-mmbacklightdata-mappinghactivevactivehsync-lenhfront-porchhback-porchvfront-porchvback-porchvsync-lenhsync-activevsync-activede-activepixelclk-activegpioenable-active-highvin-supplystartup-delay-usdaiswidgetsmic-det-gpiosroutinggpios-statesdata-rolei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7serial0serial1serial2serial3serial4serial5ethernet0mmc0mmc1mmc2stdout-path