8x(x *,Qualcomm Technologies, Inc. Kaanapali QRD"2qcom,kaanapali-qrdqcom,kaanapali=handsetcpus cpu@0Jcpu 2qcom,oryonVZpscihypsci l2-cache2cachecpu@100Jcpu 2qcom,oryonVZpscihypscicpu@200Jcpu 2qcom,oryonVZpscihypscicpu@300Jcpu 2qcom,oryonVZpscihypscicpu@400Jcpu 2qcom,oryonVZpscihypscicpu@500Jcpu 2qcom,oryonVZpscihy pscicpu@10000Jcpu 2qcom,oryonVZpscih y pscil2-cache2cache cpu@10100Jcpu 2qcom,oryonVZpscih y pscicpu-mapcluster0core0 core1core2core3core4core5cluster1core0core1idle-statespscicpu-sleep-02arm,idle-state retention] 0cpu-sleep-12arm,idle-state retention domain-idle-statescluster-sleep-02domain-idle-stateTf #domain-sleep-02domain-idle-stateT  0'!firmwarescm2qcom,scm-kaanapaliqcom,scm-=scmi 2arm,scmiKRtxrx] protocol@13Vcinterconnect-02qcom,kaanapali-clk-virtp*interconnect-12qcom,kaanapali-mc-virtpmemory@a0000000JmemoryVpmu2arm,armv8-pmuv3 psci 2arm,psci-1.0asmcpower-domain-cpu0ypower-domain-cpu1ypower-domain-cpu2ypower-domain-cpu3ypower-domain-cpu4ypower-domain-cpu5y power-domain-cpu6y power-domain-cpu7y power-domain-clustery power-domain-system! reserved-memory pdp@81300000V0aop-cmd-db@81c60000 2qcom,cmd-dbVsmem@81d00000 2qcom,smemV "pdp-ns-shared@81f00000Vdsm-partition-1@84a00000VPdsm-partition-2@89f00000Vmpss@8aa00000Vq6-mpss-dtb@99500000VPipa-fw@99580000VXipa-gsi@99590000VYgpu-microcode@9959a000VY camera@99600000V`camera-2@99e00000Vvideo@9a600000V`cvp@9ae00000Vpcdsp@9b500000VPq6-cdsp-dtb@9ce00000Vsoccp@a03d0000V=Psoccp-dtb@a08d0000Vq6-adsp-dtb@a1380000V8adspslpi@a1400000V@rmtfs@d7c000002qcom,rmtfs-memV@soc@0 2simple-bus clock-controller@1000002qcom,kaanapali-gccVB,#$%&'''c(geniqup@ac00002qcom,geni-se-qupV ((  m-ahbs-ahb )  serial@a9c0002qcom,geni-debug-uartV@ C(V se0=**+,-qup-corequp-config@-JdefaultXokaymailbox@11060002qcom,kaanapali-ipccqcom,ipccV` _tDinterconnect@15000002qcom,kaanapali-cnoc-mainVPp0interconnect@16000002qcom,kaanapali-cnoc-cfgV`bp,interconnect@16800002qcom,kaanapali-system-nocVhpinterconnect@16c00002qcom,kaanapali-pcie-anocVlp(( /interconnect@16e00002qcom,kaanapali-aggre-nocVn$p((. interconnect@17800002qcom,kaanapali-mmss-nocVxppcie@1c00000Jpci%2qcom,kaanapali-pcieqcom,pcie-sm8550`V0@@ @@0parfdbielbiatuconfigmhi 8@ @0@0#l/msi0msi1msi2msi3msi4msi5msi6msi7global@(&((()(0(1( (( I auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi((pcilink_down0=/+0 -pcie-memcpu-pciey(UUUU1 ))t  22"1BL  Xdisabledopp-table2operating-points-v21opp-2500000V&%]3kАopp-5000000VLK@]3k opp-10000000V]3kB@opp-8000000Vz]4kopp-16000000V$]4k hpcie@0JpciVL y&phy@1c06000#2qcom,kaanapali-qmp-gen3x2-pcie-phyV` ((*(((,(. auxcfg_ahbrefrchngpipe~(,( (phyphy_nocsry(cpcie0_pipe_clk Xdisabled&phy@1d8000032qcom,kaanapali-qmp-ufs-phyqcom,sm8750-qmp-ufs-phyV .( refref_auxqref5ufsphyy(cXokay67'ufs@1d84000.2qcom,kaanapali-ufshcqcom,ufshcjedec,ufs-2.0V@0  @((((.(((n core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk8(rst0=+,-ufs-ddrcpu-ufsy(]4 )` 9y'ufsphyXokay :;O0<<O5opp-table2operating-points-v28opp-75000000@Vxhxh]=opp-100000000@V]3opp-403000000@VJJ]4crypto@1d88000>2qcom,kaanapali-inline-crypto-engineqcom,inline-crypto-engineV؀(9hwlock@1f400002qcom,tcsr-mutexVN"clock-controller@1fc00002qcom,kaanapali-tcsrsysconV.cinterconnect@7400000 2qcom,kaanapali-lpass-lpiaon-nocV@pinterconnect@74200002qcom,kaanapali-lpass-lpicx-nocVB@pinterconnect@7f400002qcom,kaanapali-lpass-ag-nocVpmmc@8804000'2qcom,kaanapali-sdhciqcom,sdhci-msm-v5V@hc_irqpwr_irq((. ifacecorexo0=+,-sdhc-ddrcpu-sdhcy>?\D,lh )@ (Xokay |:7@A@BCJdefaultsleepopp-table2operating-points-v2?opp-100000000VkqP]4opp-202000000V Fk @@]4interrupt-controller@b2200002qcom,kaanapali-pdcqcom,pdc V " &( 3:=T/ba  -CDV`t_Epower-management@c300000&2qcom,kaanapali-aoss-qmpqcom,aoss-qmpV 0D KDcpinctrl@f1000002qcom,kaanapali-tlmmV0 :_tE ($Jw:qup-uart7-state=gpio62gpio63 Bqup1_se7KZ-sdc2-default-stateBclk-pins =sdc2_clkKZcmd-pins =sdc2_cmdK gdata-pins =sdc2_dataK gcard-detect-pins=gpio55BgpioKgsdc2-sleep-stateCclk-pins =sdc2_clkKZcmd-pins =sdc2_cmdKgdata-pins =sdc2_dataKgcard-detect-pins=gpio55BgpioKgsram@146800002qcom,kaanapali-imemmmio-sramVhht pil-sram@94c2qcom,pil-reloc-infoV Liommu@1500000022qcom,kaanapali-smmu-500qcom,smmu-500arm,mmu-500VLAabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY )interrupt-controller@17000000 2arm,gic-v3 V   t_ msi-controller@170400002arm,gic-v3-itsV2watchdog@17600000&2qcom,apss-wdt-kaanapaliqcom,kpss-wdtV`% mailbox@1761000032qcom,kaanapali-cpucp-mboxqcom,x1e80100-cpucp-mbox Va "timer@178100002arm,armv7-timer-memV  frame@17811000V frame@17813000 V0   Xdisabledframe@17815000 VP   Xdisabledframe@17817000 Vp   Xdisabledframe@17819000 V   Xdisabledframe@1781b000 V   Xdisabledframe@1781d000 V  Xdisabledrsc@189000002qcom,rpmh-rsc0Vdrv-0drv-1drv-2$y  apps_rsc   bcm-voter2qcom,bcm-voterclock-controller2qcom,kaanapali-rpmh-clkcF xo.power-controller2qcom,kaanapali-rpmhpdG>opp-table2operating-points-v2Gopp-16&opp-50&2opp-51&3opp-52&4opp-54&6opp-56&8=opp-60&<opp-64&@3opp-76&Lopp-80&Popp-96&`opp-128&opp-144&opp-192&opp-224&opp-256&4opp-320&@opp-336&Popp-384&opp-400&opp-416&opp-432&opp-448&opp-452&opp-456&opp-480&regulators-02qcom,pmh0101-rpmh-regulators0B_E0bob1 =vreg_bob1L-d= |bob2 =vreg_bob2L)Bd63|ldo1 =vreg_l1b_1p8Lw@dw@|ldo2 =vreg_l2b_3p0L-d.@|ldo4 =vreg_l4b_1p8Lw@dw@|ldo5 =vreg_l5b_3p1L/M`d0|ldo6 =vreg_l6b_1p8Lw@d-|ldo7 =vreg_l7b_1p8Lw@d-|ldo8 =vreg_l8b_1p8Lw@d-|Aldo9 =vreg_l9b_2p9L-*d-|@ldo10=vreg_l10b_1p8Lw@dw@|ldo11=vreg_l11b_1p0LB@d|ldo12=vreg_l12b_1p8LOdw@|ldo13=vreg_l13b_3p0L-d-|ldo14=vreg_l14b_3p2L0d0|ldo15=vreg_l15b_1p8Lw@dw@|ldo17=vreg_l17b_2p5L&5@d&5@|;ldo18=vreg_l18b_1p2LOdO|regulators-12qcom,pmh0110-rpmh-regulators0D_E0smps10=vreg_s10d_1p0LB@d|ldo1 =vreg_l1d_1p2LOd*@|7ldo2 =vreg_l2d_0p9L d0|ldo3 =vreg_l3d_0p8L md m|ldo4 =vreg_l4d_1p2LOdO|<regulators-22qcom,pmh0110-rpmh-regulators0F_E0smps6 =vreg_s6f_0p5Ld|smps7 =vreg_s7f_1p2L@d`|smps8 =vreg_s8f_1p8Lw@d|ldo1 =vreg_l1f_1p2LOdO|ldo2 =vreg_l2f_1p2LOdO|ldo3 =vreg_l3f_0p8L mdH@|ldo4 =vreg_l4f_0p8L md |regulators-32qcom,pmh0110-rpmh-regulators0G_E0smps7 =vreg_s7g_0p9L md|smps9 =vreg_s9g_1p0LB@d|ldo1 =vreg_l1g_1p2LOdO|ldo2 =vreg_l2g_1p8Lw@dw@|ldo3 =vreg_l3g_1p2LOdO|ldo4 =vreg_l4g_0p9L md |6regulators-42qcom,pmh0110-rpmh-regulators0I_E0smps7 =vreg_s7i_0p9L d|ldo2 =vreg_l2i_1p2LOdO|ldo3 =vreg_l3i_0p8L md |regulators-52qcom,pmh0104-rpmh-regulators0J_E1smps1 =vreg_s1j_0p8LdB@|smps2 =vreg_s2j_0p8L d|smps3 =vreg_s3j_1p2LOd |smps4 =vreg_s4j_0p7LdB@|regulators-62qcom,pmr735d-rpmh-regulators0K_E1ldo1 =vreg_l1k_0p8Ld|ldo2 =vreg_l2k_0p7L `dB@|ldo3 =vreg_l3k_1p2LOdO|ldo4 =vreg_l4k_1p0LB@dO|ldo5 =vreg_l5k_0p7L `dB@|ldo6 =vreg_l6k_1p7Ld|ldo7 =vreg_l7k_0p7L `d |regulators-72qcom,pm8010-rpmh-regulators0M_E1ldo1 =vreg_l1m_1p0LB@d|ldo2 =vreg_l2m_1p0L@d؀|ldo3 =vreg_l3m_2p8L*d,@ |ldo4 =vreg_l4m_2p2L!d!|ldo6 =vreg_l6m_2p8L*d*|ldo7 =vreg_l7m_2p8L*d*|regulators-82qcom,pm8010-rpmh-regulators0N_E1ldo1 =vreg_l1n_1p1L@d؀|ldo2 =vreg_l2n_1p2LOdO|ldo3 =vreg_l3n_1p8Lw@dw@|ldo4 =vreg_l4n_1p8Lw@dw@|ldo5 =vreg_l5n_2p8L*d*|ldo6 =vreg_l6n_2p8L*d*|ldo7 =vreg_l7n_3p3L2j@d2j@|interconnect@260c00002qcom,kaanapali-nsp-nocV& ppmu@310b3400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 4 E=+Hopp-table2operating-points-v2Hopp-0k!bopp-1kRopp-2k^opp-3kh?opp-4kopp-5kopp-6k„opp-7kopp-8kopp-9k#opp-10kE pmu@310b7400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 t E=+Hinterconnect@311000002qcom,kaanapali-gem-nocV10p+system-cache-controller@318000002qcom,kaanapali-llcc`V1 2 1 2 4 4 Xllcc0_basellcc1_basellcc2_basellcc3_basellcc_broadcast_basellcc_broadcast_and_base  sram@81f08000 2mmio-sramV scp-sram-section@02arm,scmi-shmemVscp-sram-section@1002arm,scmi-shmemVtimer2arm,armv8-timer0   aliases$/soc@0/geniqup@ac0000/serial@a9c000chosenserial0:115200n8clocksxo-board 2fixed-clockcFsleep-clk 2fixed-clockc%bi-tcxo-div2-clk2fixed-factor-clockc.#bi-tcxo-ao-div2-clk2fixed-factor-clockc.$ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typedevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesclocksphandlecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usqcom,dload-modeinterconnectsmboxesmbox-namesshmem#clock-cells#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,client-idqcom,vmiddma-ranges#reset-cellsclock-namesiommusdma-coherentinterconnect-namespinctrl-0pinctrl-namesstatusinterrupt-controller#interrupt-cells#mbox-cellsreg-namesinterrupt-namesresetsreset-nameseq-presets-8gtsoperating-points-v2iommu-mapinterrupt-mapinterrupt-map-maskmsi-mapmsi-map-maskmax-link-speedlinux,pci-domainnum-lanesbus-rangeopp-hzrequired-oppsopp-peak-kBpsphysassigned-clocksassigned-clock-ratesclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplylanes-per-directionqcom,icephy-namesreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsqcom,dll-configqcom,ddr-configcd-gpiosvmmc-supplyvqmmc-supplybus-widthno-sdiono-mmcpinctrl-1opp-avg-kBpsqcom,pdc-rangesinterrupts-extendedgpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-upno-memory-wc#iommu-cells#global-interrupts#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberlabelqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allow-set-loadregulator-allowed-modesserial0stdout-pathclock-frequencyclock-multclock-div