*8X(2  C,Qualcomm Technologies, Inc. X1E001DE Snapdragon Devkit for Windows12qcom,x1e001de-devkitqcom,x1e001deqcom,x1e80100chosen=serial0:115200n8clocksxo-board 2fixed-clockIYfsleep-clk 2fixed-clockIYf3bi-tcxo-div2-clk2fixed-factor-clockYnuf2bi-tcxo-ao-div2-clk2fixed-factor-clockYnufcpus cpu@0cpu 2qcom,oryonpsci  psciperffl2-cache2cachefcpu@100cpu 2qcom,oryonpsci  psciperffcpu@200cpu 2qcom,oryonpsci  psciperffcpu@300cpu 2qcom,oryonpsci  psciperffcpu@10000cpu 2qcom,oryonpsci   psciperffl2-cache2cachef cpu@10100cpu 2qcom,oryonpsci   psciperffcpu@10200cpu 2qcom,oryonpsci   psciperffcpu@10300cpu 2qcom,oryonpsci   psciperffcpu@20000cpu 2qcom,oryonpsci  psciperffl2-cache2cachefcpu@20100cpu 2qcom,oryonpsci  psciperffcpu@20200cpu 2qcom,oryonpsci  psciperffcpu@20300cpu 2qcom,oryonpsci  psciperffcpu-mapcluster0core0core1core2core3cluster1core0core1core2core3cluster2fcore0core1core2core3idle-statespscicpu-sleep-02arm,idle-stateret,=@MXf(domain-idle-statescluster-sleep-02domain-idle-stateD,^=M f+cluster-sleep-12domain-idle-stateT,=MXf,dummy-sink2arm,coresight-dummy-sinkin-portsportendpoint^fPfirmwarescm2qcom,scm-x1e80100qcom,scmn !|"fscmi 2arm,scmi##txrx$% protocol@13finterconnect-02qcom,x1e80100-clk-virt&f>interconnect-12qcom,x1e80100-mc-virt&f!memory@80000000memorypmu2arm,armv8-pmuv3 psci 2arm,psci-1.0smcpower-domain-cpu0'(fpower-domain-cpu1'(fpower-domain-cpu2'(fpower-domain-cpu3'(fpower-domain-cpu4)(f power-domain-cpu5)(f power-domain-cpu6)(f power-domain-cpu7)(f power-domain-cpu8*(fpower-domain-cpu9*(fpower-domain-cpu10*(fpower-domain-cpu11*(fpower-domain-cpu-cluster0+,-f'power-domain-cpu-cluster1+,-f)power-domain-cpu-cluster2+,-f*power-domain-systemf-reserved-memory gunyah-hyp@80000000fhyp-elf-package@80800000 fncc@80a00000@fcpucp-log@80e00000fcpucp@80e40000Tfreserved-region@813800008tags-region@81400000@fxbl-dtlog@81a00000fxbl-ramdump@81a40000faop-image@81c00000faop-cmd-db@81c60000 2qcom,cmd-dbfaop-config@81c80000ftme-crash-dump@81ca0000ftme-log@81ce0000@fuefi-log@81ce4000@fsecdata-apss@81cff000fpdp-ns-shared@81e00000fgpu-prr@81f00000ftpm-control@81f10000fusb-ucsi-shared@81f20000fpld-pep@81f30000`fpld-gmu@81f36000`fpld-pdp@81f37000pftz-stat@82700000pfxbl-tmp-buffer@82800000fadsp-rpc-remote-heap@84b00000fspu-secure-shared-memory@853000000fadsp-boot-dtb@866c0000lfspss-region@86700000p@fadsp-boot@86b00000fvideo@87700000ppfadspslpi@87e00000fq6-adsp-dtb@8b800000fcdsp@8b900000fq6-cdsp-dtb@8d900000fgpu-microcode@8d9fe000 fcvp@8da00000pfcamera@8e100000fav1-encoder@8e900000pfreserved-region@8f000000wpss@8fa00000fq6-wpss-dtb@913000000fxbl-sc@d8000000freserved-region@d8040000 qtee@d80e0000Rfta@d8600000`ftags@e1000000jfllcc-lpi@ff800000`fsmem@ffe00000 2qcom,smem .flinux,cma2shared-dma-poolopp-table-qup100mhz2operating-points-v2fJopp-750000000xh7/opp-100000000070opp-table-qup120mhz2operating-points-v2fCopp-750000000xh7/opp-1200000000'70smp2p-adsp 2qcom,smp2pE1 1Ycrmaster-kernelmaster-kernelfslave-kernel slave-kernelfsmp2p-cdsp 2qcom,smp2pE1 1Y^crmaster-kernelmaster-kernelfslave-kernel slave-kernelfsoc@0 2simple-bus fclock-controller@1000002qcom,x1e80100-gcc n23456789:;Yf=mailbox@4080002qcom,x1e80100-ipccqcom,ipcc@ f1dma-controller@800000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dma > <6 #disabledfAgeniqup@8c00002qcom,geni-se-qup n== *m-ahbs-ahb <# #okayfi2c@8800002qcom,geni-i2c@ (n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXBbdefault  #disabledfspi@8800002qcom,geni-spi@ (n=*seHn>>?@ !6qup-corequp-configqup-memory;pC IAANtxrxXDEbdefault  #disabledfi2c@8840002qcom,geni-i2c@@ )n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXFbdefault  #disabledfspi@8840002qcom,geni-spi@@ )n=*seHn>>?@ !6qup-corequp-configqup-memory;pC IAANtxrxXGHbdefault  #disabledfi2c@8880002qcom,geni-i2c@ *n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXIbdefault  #disabledfspi@8880002qcom,geni-spi@ *n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXKLbdefault  #disabledfi2c@88c0002qcom,geni-i2c@ +n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXMbdefault  #disabledfspi@88c0002qcom,geni-spi@ +n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXNObdefault  #disabledf i2c@8900002qcom,geni-i2c@ ,n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXPbdefault  #disabledf spi@8900002qcom,geni-spi@ ,n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXQRbdefault  #disabledf i2c@8940002qcom,geni-i2c@@ -n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXSbdefault  #disabledf spi@8940002qcom,geni-spi@@ -n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXTUbdefault  #disabledf serial@8940002qcom,geni-debug-uart@@ -n=*se0n>>?@6qup-corequp-config;pJXVbdefault#okayfi2c@8980002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXWbdefault  #disabledfspi@8980002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXXYbdefault  #disabledfi2c@89c0002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXZbdefault  #disabledfspi@89c0002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxX[\bdefault  #disabledfdma-controller@a00000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dma      > <6 #disabledf^geniqup@ac00002qcom,geni-se-qup n== *m-ahbs-ahb <# #okayfi2c@a800002qcom,geni-i2c@  n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxX_bdefault  #disabledfspi@a800002qcom,geni-spi@  n=*seHn>>?@]!6qup-corequp-configqup-memory;pC I^^NtxrxX`abdefault  #disabledfi2c@a840002qcom,geni-i2c@@ !n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXbbdefault  #disabledfspi@a840002qcom,geni-spi@@ !n=*seHn>>?@]!6qup-corequp-configqup-memory;pC I^^NtxrxXcdbdefault  #disabledfi2c@a880002qcom,geni-i2c@ "n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXebdefault  #disabledfspi@a880002qcom,geni-spi@ "n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXfgbdefault  #disabledfi2c@a8c0002qcom,geni-i2c@ #n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXhbdefault  #disabledfspi@a8c0002qcom,geni-spi@ #n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXijbdefault  #disabledfi2c@a900002qcom,geni-i2c@ $n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXkbdefault  #disabledfspi@a900002qcom,geni-spi@ $n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXlmbdefault  #disabledfi2c@a940002qcom,geni-i2c@@ %n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXnbdefault  #disabledfspi@a940002qcom,geni-spi@@ %n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXopbdefault  #disabledfi2c@a980002qcom,geni-i2c@ &n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXqbdefault  #disabledf spi@a980002qcom,geni-spi@ &n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXrsbdefault  #disabledf!serial@a980002qcom,geni-uart@ &n=*se0n>>?@6qup-corequp-config;pJXtbdefault #disabledf"i2c@a9c0002qcom,geni-i2c@ 'n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXubdefault  #disabledf#spi@a9c0002qcom,geni-spi@ 'n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXvwbdefault  #disabledf$dma-controller@b00000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dmaLMNOPQRSTUVW > <V #disabledfxgeniqup@bc00002qcom,geni-se-qup n== *m-ahbs-ahb <C #okayf%i2c@b800002qcom,geni-i2c@ un=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXybdefault  #disabledf&spi@b800002qcom,geni-spi@ un=*seHn>>?@ !6qup-corequp-configqup-memory;pC IxxNtxrxXz{bdefault  #disabledf'i2c@b840002qcom,geni-i2c@@ Gn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxX|bdefault #okayIf(typec-mux@82parade,ps8830n}~~}} Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b840002qcom,geni-spi@@ Gn=*seHn>>?@ !6qup-corequp-configqup-memory;pC IxxNtxrxXbdefault  #disabledf)i2c@b880002qcom,geni-i2c@ Hn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf*serial@b880002qcom,geni-uart@ Hn=*se0n>>?@6qup-corequp-config;pJXbdefault #disabledf+spi@b880002qcom,geni-spi@ Hn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf,i2c@b8c0002qcom,geni-i2c@ In=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf-typec-mux@82parade,ps8830n   Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b8c0002qcom,geni-spi@ In=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf.i2c@b900002qcom,geni-i2c@ Jn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf/spi@b900002qcom,geni-spi@ Jn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf0i2c@b940002qcom,geni-i2c@@ Kn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf1redriver@47 2nxp,ptn3222G  Xbdefaultfredriver@4f 2nxp,ptn3222O  Xbdefaultfspi@b940002qcom,geni-spi@@ Kn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf2i2c@b980002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf3spi@b980002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf4i2c@b9c0002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf5typec-mux@82parade,ps8830n Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b9c0002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf6thermal-sensor@c271000"2qcom,x1e80100-tsensqcom,tsens-v2 ' " E)uplowcritical9Gfthermal-sensor@c272000"2qcom,x1e80100-tsensqcom,tsens-v2 '  "0E)uplowcritical9Gfthermal-sensor@c273000"2qcom,x1e80100-tsensqcom,tsens-v2 '0 "@E)uplowcritical9Gfthermal-sensor@c274000"2qcom,x1e80100-tsensqcom,tsens-v2 '@ "PE)uplowcritical9Gfphy@fd300082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy0Tn"*ref]=6#okaydrfphy@fd50002qcom,x1e80100-qmp-usb3-dp-phyP@ n===*auxrefcom_auxusb3_pipe=]=D=O wphycommonY#okayf8ports port@0endpoint^fport@1endpoint^fport@2endpoint^fphy@fd900082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=7#okaydrfphy@fda0002qcom,x1e80100-qmp-usb3-dp-phy@ n= "="=#*auxrefcom_auxusb3_pipe=]=E=P wphycommonY#okayf9ports port@0endpoint^fport@1endpoint^fport@2endpoint^fphy@fde00082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=8#okaydrfphy@fdf0002qcom,x1e80100-qmp-usb3-dp-phy@ n=$"=&='*auxrefcom_auxusb3_pipe=]=F=Q wphycommonY#okayf:ports port@0endpoint^fport@1endpoint^fport@2endpoint^frng@10c30002qcom,x1e80100-trngqcom,trng 0f7interconnect@15000002qcom,x1e80100-cnoc-mainPD&finterconnect@16000002qcom,x1e80100-cnoc-cfg`f&f@interconnect@16800002qcom,x1e80100-system-noch&f8interconnect@16c00002qcom,x1e80100-pcie-south-anoclЀ&finterconnect@16d00002qcom,x1e80100-pcie-center-anocmp&f9interconnect@16e00002qcom,x1e80100-aggre1-nocnD&f]interconnect@17000002qcom,x1e80100-aggre2-nocp&f interconnect@17400002qcom,x1e80100-pcie-north-anoct&finterconnect@17500002qcom,x1e80100-usb-center-anocu&f:interconnect@17600002qcom,x1e80100-usb-north-anocvp&finterconnect@17700002qcom,x1e80100-usb-south-anocw&finterconnect@17800002qcom,x1e80100-mmss-nocx&fpcie@1bd0000} 2pci2qcom,pcie-x1e80100`0x x@xx0parfdbielbiatuconfigmhi Tx x0x0@@@lDy/)msi0msi1msi2msi3msi4msi5msi6msi7global8n=T=V=W=^=_==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =T$0n!? 6pcie-memcpu-pcie]==wpcilink_down=1UUUUUUUUUUUUUUUUAUUUUUUUUp #disabledf;opp-table2operating-points-v2fopp-2500000-10&%7/RА`opp-5000000-10LK@7/R `opp-10000000-107/RB@`opp-20000000-101-7/R`opp-5000000-20LK@7/R `opp-10000000-207/RB@`opp-20000000-201-7/R`opp-40000000-20bZ7/R= `opp-8000000-30z70R`opp-16000000-30$70R h`opp-32000000-30H70R<`opp-64000000-30А70Rx-`opp-16000000-40$70R h`opp-32000000-40H70R<`opp-64000000-40А70Rx-`opp-128000000-40 70R_(`pcie@0pci2pciclass,0604r4 f<phy@1be0000"2qcom,x1e80100-qmp-gen4x8-pcie-phy0n=X=V"=Y=[=]$*auxcfg_ahbrefrchngpipepipediv2]==wphyphy_nocsr =Y=Yjpcie3_pipe_clk #disabledf4pci@1bf80002pci2qcom,pcie-x1e80100`0p p@ppparfdbielbiatuconfigmhi 8p p0p0}lEFGHIJ/)msi0msi1msi2msi3msi4msi5msi6msi7globalKLM8n=v=x=y===="<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =v$0n!?6pcie-memcpu-pcie]="=#wpcilink_down= 71UUUUUUUUAUUUU#okaybdefaultXf=pcie@0pcir7   f>phy@1bfc000"2qcom,x1e80100-qmp-gen4x4-pcie-phy   0n=z=x" ={=}=$*auxcfg_ahbrefrchngpipepipediv2]=%=$wphyphy_nocsr ={=  "Yjpcie6a_pipe_clk#okayf7pci@1c00000} 2pci2qcom,pcie-x1e80100`0~~@~~0parfdbielbiatuconfigmhi 8~ ~0~0l^_`YVRMN/)msi0msi1msi2msi3msi4msi5msi6msi7globalFGHI8n=k=m=n=t=u==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =k$0n!? 6pcie-memcpu-pcie]==wpcilink_down=71UUUU#okayXbdefaultf?pcie@0pcir6   f@phy@1c06000"2qcom,x1e80100-qmp-gen3x2-pcie-phy` 0n=k=m"=o=q=s$*auxcfg_ahbrefrchngpipepipediv2]= =wphyphy_nocsr =o=Yjpcie5_pipe_clk#okayf6pci@1c080002pci2qcom,pcie-x1e80100`0||@||parfdbielbiatuconfigmhi 8| |0|0} l/)msi0msi1msi2msi3msi4msi5msi6msi7global8n=`=b=c=i=j==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =`$0n!? 6pcie-memcpu-pcie]==wpcilink_down=71UUUU#okayXbdefaultfApcie@0pcir5   fBphy@1c0e000"2qcom,x1e80100-qmp-gen3x2-pcie-phy 0n=`=b"=d=f=h$*auxcfg_ahbrefrchngpipepipediv2]==wphyphy_nocsr =d=Yjpcie4_pipe_clk#okayf5dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0@ <<fcrypto@1dfa000+2qcom,x1e80100-qceqcom,sm8150-qceqcom,qceߠ`INrxtx<<n !6memoryfChwlock@1f400002qcom,tcsr-mutexf.clock-controller@1fc00002qcom,x1e80100-tcsrsysconnYf"gpu@3d00000!2qcom,adreno-43050c01qcom,adreno0#kgsl_3d0_reg_memorycx_memcx_dbgc ,p "speed_binn?!6gfx-mem#okayfzap-shader #disabled333Aqcom/x1e80100/Thundercomm/DEVKIT/qcdxkmsuc8380.mbnfDopp-table/2operating-points-v2-adrenooperating-points-v2fopp-15000000000Yh/`R O*_bopp-13750000000Q`R O*_bopp-12500000000J|`R O*_bopp-11750000000F `R۳O*_bopp-1100000000-00A`R۳O*_bopp-1100000000-10A`R O*_bopp-10000000000;`R۳O+_bopp-92500000007"a@`@R۳O+_bopp-8000000000/`RO,_bopp-7440000000,X`R O._bopp-687000000-00(`R|cO._bopp-687000000-10(`R O._bopp-5500000000 U`R\kO(_bopp-3900000000>`@R-O(_bopp-3000000000`8R O+_bgmu@3d6a000'2qcom,adreno-gmu-x185.1qcom,adreno-gmu0֠P (gmursccgmu_pdc01)hfigmu8n=$=7!*ahbgmucxoaximemnochubdemetcxgx spfopp-table2operating-points-v2fopp-5500000000 U`opp-2200000000 `@clock-controller@3d900002qcom,x1e80100-gpuccn2=5=6Yfiommu@3da0000B2qcom,x1e80100-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500|8>?@A n=7=8*hlosbusifaceahbfinterconnect@264000002qcom,x1e80100-gem-noc&@1&f?interconnect@320c00002qcom,x1e80100-nsp-noc2 &fremoteproc@68000002qcom,x1e80100-adsp-pas<E#)wdogfatalreadyhandoverstop-ackn*xo;;lcxlmxn!3sstop#okay_Aqcom/x1e80100/Thundercomm/DEVKIT/qcadsp8380.mbnqcom/x1e80100/Thundercomm/DEVKIT/adsp_dtbs.elffEglink-edgeE1 1lpassrfastrpc 2qcom,fastrpcfastrpcglink-apps-dspadsp compute-cb@32qcom,fastrpc-compute-cb<<ccompute-cb@42qcom,fastrpc-compute-cb<<dcompute-cb@52qcom,fastrpc-compute-cb<<ecompute-cb@62qcom,fastrpc-compute-cb<<fcompute-cb@72qcom,fastrpc-compute-cb<<ggpr 2qcom,gpr adsp_apps service@1 2qcom,q6apm avs/audiomsm/adsp/audio_pdfbedais2qcom,q6apm-lpass-dais fdais2qcom,q6apm-dais<<afFservice@2 2qcom,q6prmavs/audiomsm/adsp/audio_pdfGclock-controller2qcom,q6prm-lpass-clocksYfcodec@6aa0000:2qcom,x1e80100-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro(nDfg*mclkmacrodcodecfsgenY jwsa2-mclk 5WSA2fsoundwire@6ab00002qcom,soundwire-v2.0.0n*iface WSA2Xbdefault]wswr_audio_cgcrGV f?? {           #disabledfHcodec@6ac000082qcom,x1e80100-lpass-rx-macroqcom,sm8550-lpass-rx-macro(n@fg*mclkmacrodcodecfsgenYjmclk fsoundwire@6ad00002qcom,soundwire-v2.0.0n*iface RXXbdefault]wswr_audio_cgcrGV f {           #okayfcodec@0,42sdw20217010d00+fcodec@6ae000082qcom,x1e80100-lpass-tx-macroqcom,sm8550-lpass-tx-macro(n9fg*mclkmacrodcodecfsgenYjmclk fcodec@6b00000:2qcom,x1e80100-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro(nBfg*mclkmacrodcodecfsgenYjmclk 5WSAfsoundwire@6b100002qcom,soundwire-v2.0.0n*iface WSAXbdefault]wswr_audio_cgcrGV f?? {           #disabledfIclock-controller@6b6c00062qcom,x1e80100-lpassaudioccqcom,sc8280xp-lpassaudioccYfsoundwire@6d300002qcom,soundwire-v2.0.0n*iface )corewakeupTX]wswr_audio_cgcrXbdefaultGV@{  #okayfcodec@0,32sdw20217010d00Yfcodec@6d4400082qcom,x1e80100-lpass-va-macroqcom,sm8550-lpass-va-macro@$n9fg*mclkmacrodcodecYjfsgen fpinctrl@6e80000>2qcom,x1e80100-lpass-lpi-pinctrlqcom,sm8550-lpass-lpi-pinctrl %nfg *coreaudion~ftx-swr-active-statefclk-pinsgpio0 swr_tx_clkdata-pins gpio1gpio2 swr_tx_datarx-swr-active-statefclk-pinsgpio3 swr_rx_clkdata-pins gpio4gpio5 swr_rx_datadmic01-default-statefJclk-pinsgpio6 dmic1_clkdata-pinsgpio7 dmic1_datadmic23-default-statefKclk-pinsgpio8 dmic2_clkdata-pinsgpio9 dmic2_datawsa-swr-active-statefclk-pinsgpio10 wsa_swr_clkdata-pinsgpio11 wsa_swr_datawsa2-swr-active-statefclk-pinsgpio15 wsa2_swr_clkdata-pinsgpio16wsa2_swr_dataclock-controller@6ea0000,2qcom,x1e80100-lpassccqcom,sc8280xp-lpasscc Yfinterconnect@7e400002qcom,x1e80100-lpass-ag-noc&fLinterconnect@74000002qcom,x1e80100-lpass-lpiaon-noc@&fMinterconnect@74300002qcom,x1e80100-lpass-lpicx-nocC&fmmc@8804000&2qcom,x1e80100-sdhciqcom,sdhci-msm-v5@)hc_irqpwr_irqn==2*ifacecorexo < d, h;p0n !?@6sdhc-ddrcpu-sdhc #okay GX $bdefaultsleep . : G OfNopp-table2operating-points-v2fopp-192000000$7opp-5000000007/opp-100000000070opp-2020000000 F7mmc@8844000&2qcom,x1e80100-sdhciqcom,sdhci-msm-v5@)hc_irqpwr_irqn==2*ifacecorexo <`d, h;p0n !?@6sdhc-ddrcpu-sdhc  #disabledfOopp-table2operating-points-v2fopp-192000000$7opp-5000000007/opp-100000000070opp-2020000000 F7phy@88e000082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn" *ref]=9 #disabledfphy@88e100082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=4#okaydrfphy@88e200082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy Tn"*ref]=5#okaydrfphy@88e30002qcom,x1e80100-qmp-usb3-uni-phy0  n===*auxrefcom_auxpipe]=G=L wphyphy_phy=Yjusb_mp_phy0_pipe_clk#okayfphy@88e50002qcom,x1e80100-qmp-usb3-uni-phyP  n===*auxrefcom_auxpipe]=H=M wphyphy_phy=Yjusb_mp_phy1_pipe_clk#okayfusb@a0f88002qcom,x1e80100-dwc3qcom,dwc3 Hn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ 4Er:9 1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=A0n!?@%6usb-ddrapps-usb V #okayfPusb@a000000 2snps,dwc3  a < r: dusb2-phyusb3-phy n     hostfQports port@0endpoint^fport@1endpoint^fusb@a2f88002qcom,x1e80100-dwc3qcom,dwc3 / Hn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ (E21&)pwr_eventdp_hs_phy_irqdm_hs_phy_irq=7]==0n!?@"6usb-ddrapps-usb  V #disabledfRusb@a200000 2snps,dwc3   <r dusb2-phy high-speed  fSportendpointfTusb@a4f8800 2qcom,x1e80100-dwc3-mpqcom,dwc3 OHn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ E9:58436578l)pwr_event_1pwr_event_2hs_phy_1hs_phy_2dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2ss_phy_1ss_phy_2=7]=>0n!?@&6usb-ddrapps-usb V #okayfUusb@a400000 2snps,dwc3 @ 3 <r dusb2-0usb3-0usb2-1usb3-1 host n    fVusb@a6f88002qcom,x1e80100-dwc3qcom,dwc3 oHn==== == ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ 4Es=1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=? V #okayfWusb@a600000 2snps,dwc3 ` c <  r8 dusb2-phyusb3-phy n     otg fXports port@0endpoint^fport@1endpoint^fusb@a8f88002qcom,x1e80100-dwc3qcom,dwc3 Hn== === = ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys = = $ 4Et< /1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=@0n!?@$6usb-ddrapps-usb V #okayfYusb@a800000 2snps,dwc3  e <` r9 dusb2-phyusb3-phy n     hostfZports port@0endpoint^fport@1endpoint^fvideo-codec@aa00000$2qcom,x1e80100-irisqcom,sm8550-iris   ; ;venusvcodec0mxcmmcxpn=Y*ifacecorevcodec0_core0n?@*!6cpu-cfgvideo-mem3]=Xwbus<@<G #disabledf[opp-table2operating-points-v2fopp-1920000000 q7opp-2400000000N70/opp-3380000000%x700opp-3660000000з70opp-4440000000v7opp-4810000000z@7 clock-controller@aaf00002qcom,x1e80100-videocc  n2=X;; 7//Yfdisplay-subsystem@ae000002qcom,x1e80100-mdss mdss Sn =& :] Hn? !!?@6mdp0-memmdp1-memcpu-cfg  < #okayf display-controller@ae010002qcom,x1e80100-dpu   mdpvbifE (n=&  = : F*nrt_busifacelutcorevsyncp ;f\ports port@0endpoint^ fport@4endpoint^fport@5endpoint^fport@6endpoint^fopp-table2operating-points-v2f opp-2000000000 7/opp-3250000000_@70opp-3750000000Z 7opp-51400000007opp-5750000000"E7displayport-controller@ae900002qcom,x1e80100-dpP     E 0n      J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel     (888p;r8 ddp  5DisplayPort0#okayf]ports port@0endpoint^f port@1endpoint ?^ J`=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@ae980002qcom,x1e80100-dpP    E 0n      J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel     (999p;r9 ddp  5DisplayPort1#okayf^ports port@0endpoint^fport@1endpoint ?^ J`=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@ae9a0002qcom,x1e80100-dpP    E 0n  " $ ' ( *J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel  % ) + (:::p;r: ddp  5DisplayPort2#okayf_ports port@0endpoint^fport@1endpoint ?^ J`=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@aea00002qcom,x1e80100-dpP     E (n  - / 2 3;*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel  0 4 (p;r ddp  5DisplayPort3 #disabledf`ports port@0endpoint^fport@1endpointfaopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7phy@aec2a002qcom,x1e80100-dp-phy@ * " & n " " *auxcfg_ahbref;Y #disabledfbphy@aec5a002qcom,x1e80100-dp-phy@ Z R V Pn - " *auxcfg_ahbref;Y #disabledfclock-controller@af000002qcom,x1e80100-dispcc dn2=%38899::;7/Yf interrupt-controller@b2200002qcom,x1e80100-pdcqcom,pdc "@dH [**/ 4ca  0fpower-management@c300000%2qcom,x1e80100-aoss-qmpqcom,aoss-qmp 01E1 1Yfsram@c3f00002qcom,rpmh-stats ?arbiter@c4000002qcom,x1e80100-spmi-pmic-arb0 @0 P@ Dcorechnlsobsrvr k fcspmi@c42d000 B@ L cnfgintr )periph_irq E fdpmic@02qcom,pm8550qcom,spmi-pmic fepon@13002qcom,pmk8350-pon hlospbsffpwrkey2qcom,pmk8350-pwrkey xtfgresin2qcom,pmk8350-resin #disabledfhrtc@61002qcom,pmk8350-rtcab rtcalarmb  finvram@71002qcom,spmi-sdamq  qfjreboot-reason@48H fknvram@7e002qcom,spmi-sdam~  ~flcharge-limit-en@73sfmcharge-limit-end@75ufncharge-limit-delta@76vfogpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpion~fpwm2qcom,pmk8550-pwm  #disabledfppmic@12qcom,pm8550qcom,spmi-pmic fqtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpion ~frtmr0-reset-n-active-stategpio10normal   fusb0-3p3-reg-en-stategpio11normal   fled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led #disabledfrpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm  #disabledfspmic@22qcom,pm8550qcom,spmi-pmic fttemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpion ~f pmic@32qcom,pmc8380qcom,spmi-pmic futemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpion! ~f!pmic@42qcom,pmc8380qcom,spmi-pmic fvtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpion" ~f"pmic@52qcom,pmc8380qcom,spmi-pmic fwtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpion# ~f#usb0-pwr-1p15-en-stategpio8normal   fpmic@62qcom,pmc8380qcom,spmi-pmic fxtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpion$ ~f$pmic@82qcom,pm8550qcom,spmi-pmic fytemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpion%~f%pmic@92qcom,pm8550qcom,spmi-pmic  fztemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpion&~f&usb0-1p8-reg-en-stategpio8normal   fpmic@c2qcom,pm8010qcom,spmi-pmic   #disabledf{temp-alarm@24002qcom,spmi-temp-alarm$ $Gfspmi@c432000 C @ M cnfgintr )periph_irq E f|pmic@72qcom,smb2360qcom,spmi-pmic #okayf}phy@fd002qcom,smb2360-eusb2-repeater ' (fpmic@a2qcom,smb2360qcom,spmi-pmic  #okayf~phy@fd002qcom,smb2360-eusb2-repeater ' )fpmic@b2qcom,smb2360qcom,spmi-pmic  #okayfphy@fd002qcom,smb2360-eusb2-repeater ' *fpmic@c2qcom,smb2360qcom,spmi-pmic   #disabledfphy@fd002qcom,smb2360-eusb2-repeaterfpinctrl@f1000002qcom,x1e80100-tlmm n~  ,fedp0-hpd-default-stategpio119 edp0_hotfqup-i2c0-data-clk-state gpio0gpio1 qup0_se0 fyqup-i2c1-data-clk-state gpio4gpio5 qup0_se1 f|qup-i2c2-data-clk-state gpio8gpio9 qup0_se2 fqup-i2c3-data-clk-stategpio12gpio13 qup0_se3 fqup-i2c4-data-clk-stategpio16gpio17 qup0_se4 fqup-i2c5-data-clk-stategpio20gpio21 qup0_se5 fqup-i2c6-data-clk-stategpio24gpio25 qup0_se6 fqup-i2c7-data-clk-stategpio14gpio15 qup0_se7 fqup-i2c8-data-clk-stategpio32gpio33 qup1_se0 f_qup-i2c9-data-clk-stategpio36gpio37 qup1_se1 fbqup-i2c10-data-clk-stategpio40gpio41 qup1_se2 fequp-i2c11-data-clk-stategpio44gpio45 qup1_se3 fhqup-i2c12-data-clk-stategpio48gpio49 qup1_se4 fkqup-i2c13-data-clk-stategpio52gpio53 qup1_se5 fnqup-i2c14-data-clk-stategpio56gpio57 qup1_se6 fqqup-i2c15-data-clk-stategpio54gpio55 qup1_se7 fuqup-i2c16-data-clk-stategpio64gpio65 qup2_se0 fBqup-i2c17-data-clk-stategpio68gpio69 qup2_se1 fFqup-i2c18-data-clk-stategpio72gpio73 qup2_se2 fIqup-i2c19-data-clk-stategpio76gpio77 qup2_se3 fMqup-i2c20-data-clk-stategpio80gpio81 qup2_se4 fPqup-i2c21-data-clk-stategpio84gpio85 qup2_se5 fSqup-i2c22-data-clk-stategpio88gpio89 qup2_se6 fWqup-i2c23-data-clk-stategpio86gpio87 qup2_se7 fZqup-spi0-cs-stategpio3 qup0_se0f{qup-spi0-data-clk-stategpio0gpio1gpio2 qup0_se0fzqup-spi1-cs-stategpio7 qup0_se1fqup-spi1-data-clk-stategpio4gpio5gpio6 qup0_se1fqup-spi2-cs-stategpio11 qup0_se2fqup-spi2-data-clk-stategpio8gpio9gpio10 qup0_se2fqup-spi3-cs-stategpio15 qup0_se3fqup-spi3-data-clk-stategpio12gpio13gpio14 qup0_se3fqup-spi4-cs-stategpio19 qup0_se4fqup-spi4-data-clk-stategpio16gpio17gpio18 qup0_se4fqup-spi5-cs-stategpio23 qup0_se5fqup-spi5-data-clk-stategpio20gpio21gpio22 qup0_se5fqup-spi6-cs-stategpio27 qup0_se6fqup-spi6-data-clk-stategpio24gpio25gpio26 qup0_se6fqup-spi7-cs-stategpio13 qup0_se7fqup-spi7-data-clk-stategpio14gpio15gpio12 qup0_se7fqup-spi8-cs-stategpio35 qup1_se0faqup-spi8-data-clk-stategpio32gpio33gpio34 qup1_se0f`qup-spi9-cs-stategpio39 qup1_se1fdqup-spi9-data-clk-stategpio36gpio37gpio38 qup1_se1fcqup-spi10-cs-stategpio43 qup1_se2fgqup-spi10-data-clk-stategpio40gpio41gpio42 qup1_se2ffqup-spi11-cs-stategpio47 qup1_se3fjqup-spi11-data-clk-stategpio44gpio45gpio46 qup1_se3fiqup-spi12-cs-stategpio51 qup1_se4fmqup-spi12-data-clk-stategpio48gpio49gpio50 qup1_se4flqup-spi13-cs-stategpio55 qup1_se5fpqup-spi13-data-clk-stategpio52gpio53gpio54 qup1_se5foqup-spi14-cs-stategpio59 qup1_se6fsqup-spi14-data-clk-stategpio56gpio57gpio58 qup1_se6frqup-spi15-cs-stategpio53 qup1_se7fwqup-spi15-data-clk-stategpio54gpio55gpio52 qup1_se7fvqup-spi16-cs-stategpio67 qup2_se0fEqup-spi16-data-clk-stategpio64gpio65gpio66 qup2_se0fDqup-spi17-cs-stategpio71 qup2_se1fHqup-spi17-data-clk-stategpio68gpio69gpio70 qup2_se1fGqup-spi18-cs-stategpio75 qup2_se2fLqup-spi18-data-clk-stategpio72gpio73gpio74 qup2_se2fKqup-spi19-cs-stategpio79 qup2_se3fOqup-spi19-data-clk-stategpio76gpio77gpio78 qup2_se3fNqup-spi20-cs-stategpio83 qup2_se4fRqup-spi20-data-clk-stategpio80gpio81gpio82 qup2_se4fQqup-spi21-cs-stategpio87 qup2_se5fUqup-spi21-data-clk-stategpio84gpio85gpio86 qup2_se5fTqup-spi22-cs-stategpio91 qup2_se6fYqup-spi22-data-clk-stategpio88gpio89gpio90 qup2_se6fXqup-spi23-cs-stategpio85 qup2_se7f\qup-spi23-data-clk-stategpio86gpio87gpio84 qup2_se7f[qup-uart2-default-statefcts-pinsgpio8 qup0_se2rts-pinsgpio9 qup0_se2tx-pinsgpio10 qup0_se2rx-pinsgpio11 qup0_se2qup-uart14-default-stateftcts-pinsgpio56 qup1_se6rts-pinsgpio57 qup1_se6tx-pinsgpio58 qup1_se6rx-pinsgpio59 qup1_se6 qup-uart21-default-statefVtx-pinsgpio86 qup2_se5rx-pinsgpio87 qup2_se5sdc2-default-statefclk-pins sdc2_clkcmd-pins sdc2_cmd  data-pins sdc2_data  sdc2-sleep-statefclk-pins sdc2_clkcmd-pins sdc2_cmd data-pins sdc2_data eusb3-reset-n-stategpio6gpio &feusb6-reset-n-stategpio184gpio &fnvme-reg-en-stategpio18gpiofpcie4-default-statefclkreq-n-pinsgpio147 pcie4_clk perst-n-pinsgpio146gpiowake-n-pinsgpio148gpio pcie5-default-statefclkreq-n-pinsgpio150 pcie5_clk perst-n-pinsgpio149gpiowake-n-pinsgpio151gpio pcie6a-default-statefclkreq-n-pinsgpio153 pcie6a_clk perst-n-pinsgpio152gpiowake-n-pinsgpio154gpio rtmr1-reset-n-active-stategpio176gpiofrtmr2-reset-n-active-stategpio185gpiofrtmr1-1p15-reg-en-stategpio188gpiofrtmr1-1p8-reg-en-stategpio175gpiofrtmr1-3p3-reg-en-stategpio186gpiofrtmr2-1p15-reg-en-stategpio189gpiofrtmr2-1p8-reg-en-stategpio126gpiofrtmr2-3p3-reg-en-stategpio187gpiofsdc2-card-det-stategpio71gpio fwcd-reset-n-active-stategpio191gpio &fwwan-sw-en-stategpio221gpiofstm@10002000 2arm,coresight-stmarm,primecell  (stm-basestm-stimulus-basen *apb_pclkout-portsportendpoint^+f2tpdm@10003000"2qcom,coresight-tpdmarm,primecell0n *apb_pclk 1  G  #disabledout-portsportendpoint^,f-tpda@10004000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@0endpoint^-f,port@1endpoint^.f0out-portsportendpoint^/f1tpdm@1000f000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^0f.funnel@10041000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@6endpoint^1f/port@7endpoint^2f+out-portsportendpoint^3f8funnel@10042000+2arm,coresight-dynamic-funnelarm,primecell n *apb_pclkin-ports port@2endpoint^4f~port@5endpoint^5fHport@6endpoint^6fpout-portsportendpoint^7f9funnel@10045000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-ports port@0endpoint^8f3port@1endpoint^9f7out-portsportendpoint^:fKtpdm@10800000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^;fttpdm@1082c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o out-portsportendpoint^<fitpdm@10841000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^=fgtpdm@10844000"2qcom,coresight-tpdmarm,primecell@n *apb_pclk Y  o out-portsportendpoint^>f?funnel@10846000+2arm,coresight-dynamic-funnelarm,primecell`n *apb_pclkin-portsportendpoint^?f>out-portsportendpoint^@ffcti@1098b000 2arm,coresight-ctiarm,primecelln *apb_pclktpdm@109d0000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o  #disabledout-portsportendpoint^Afhtpdm@10ac0000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o  #disabledout-portsportendpoint^BfDtpdm@10ac1000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^CfEtpda@10ac4000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@8endpoint^DfBport@9 endpoint^EfCout-portsportendpoint^FfGfunnel@10ac5000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-portsportendpoint^GfFout-portsportendpoint^Hf5funnel@10b04000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclkin-ports port@3endpoint^If`port@6endpoint^JfVport@7endpoint^Kf:out-portsportendpoint^LfMtmc@10b05000 2arm,coresight-tmcarm,primecellPn *apb_pclkfin-portsportendpoint^MfLout-portsportendpoint^NfOreplicator@10b06000/2arm,coresight-dynamic-replicatorarm,primecell`n *apb_pclkin-portsportendpoint^OfNout-portsportendpoint^Pftpda@10b08000"2qcom,coresight-tpdaarm,primecelln *apb_pclkin-ports port@0endpoint^QfWport@1endpoint^RfXport@2endpoint^SfYport@3endpoint^TfZport@4endpoint^Uf[out-portsportendpoint^VfJtpdm@10b09000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^WfQtpdm@10b0a000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^XfRtpdm@10b0b000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^YfStpdm@10b0c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^ZfTtpdm@10b0d000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o out-portsportendpoint^[fUtpdm@10b20000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o  #disabledout-portsportendpoint^\f]tpda@10b23000"2qcom,coresight-tpdaarm,primecell0n *apb_pclk #disabledin-portsportendpoint^]f\out-portsportendpoint^^f_funnel@10b24000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclk #disabledin-portsportendpoint^_f^out-portsportendpoint^`fItpdm@10c08000"2qcom,coresight-tpdmarm,primecelln *apb_pclk Y  o out-portsportendpoint^afbfunnel@10c0b000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@4endpoint^bfaout-portsportendpoint^cfstpdm@10c28000"2qcom,coresight-tpdmarm,primecell€n *apb_pclk Y  o out-portsportendpoint^dfjtpdm@10c29000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G out-portsportendpoint^efktpda@10c2b000"2qcom,coresight-tpdaarm,primecell°n *apb_pclkin-ports port@4endpoint^ff@port@13endpoint^gf=port@14endpoint^hfAport@15endpoint^if<port@1aendpoint^jfdport@1bendpoint^kfeout-portsportendpoint^lfmfunnel@10c2c000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@0endpoint^mflport@4endpoint^nfyport@5endpoint^ofout-portsportendpoint^pf6tpdm@10c38000"2qcom,coresight-tpdmarm,primecellÀn *apb_pclk 1@ G out-portsportendpoint^qfutpdm@10c39000"2qcom,coresight-tpdmarm,primecellÐn *apb_pclk 1@ G out-portsportendpoint^rfvtpda@10c3c000"2qcom,coresight-tpdaarm,primecelln *apb_pclkin-ports port@4endpoint^sfcport@fendpoint^tf;port@10endpoint^ufqport@11endpoint^vfrout-portsportendpoint^wfxfunnel@10c3d000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-portsportendpoint^xfwout-portsportendpoint^yfntpdm@10cc1000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1@ G  Y  o  #disabledout-portsportendpoint^zf{tpda@10cc4000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@2endpoint^{fzout-portsportendpoint^|f}funnel@10cc5000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-portsportendpoint^}f|out-portsportendpoint^~f4funnel@10d04000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclkin-ports port@6endpoint^fout-portsportendpoint^fotpdm@10d08000"2qcom,coresight-tpdmarm,primecellЀn *apb_pclk 1  G out-portsportendpoint^ftpdm@10d09000"2qcom,coresight-tpdmarm,primecellАn *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0a000"2qcom,coresight-tpdmarm,primecellРn *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0b000"2qcom,coresight-tpdmarm,primecellаn *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0d000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0e000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^ftpdm@10d0f000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 1  G out-portsportendpoint^ftpda@10d12000"2qcom,coresight-tpdaarm,primecell n *apb_pclkin-ports port@0endpoint^fport@1endpoint^fport@2endpoint^fport@3endpoint^fport@4endpoint^fport@5endpoint^fport@6endpoint^fport@7endpoint^fout-portsportendpoint^ffunnel@10d13000+2arm,coresight-dynamic-funnelarm,primecell0n *apb_pclkin-portsportendpoint^fout-portsportendpoint^fiommu@1500000012qcom,x1e80100-smmu-500qcom,smmu-500arm,mmu-500Aabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY|f<iommu@15400000 2arm,smmu-v3@|$)eventqgerrorcmdq-sync#okayvedfinterrupt-controller@17000000 2arm,gic-v3 0     fmsi-controller@170400002arm,gic-v3-its  fwatchdog@17410000%2qcom,apss-wdt-x1e80100qcom,kpss-wdtAn3 #okayvedfmailbox@174300002qcom,x1e80100-cpucp-mbox C f#rsc@175000002qcom,rpmh-rsc0PQRdrv-0drv-1drv-2$    apps_rsc-fbcm-voter2qcom,bcm-voterf&clock-controller2qcom,x1e80100-rpmh-clkn*xoYfpower-controller2qcom,x1e80100-rpmhpdpf;opp-table2operating-points-v2fopp-16`fopp-48`0fopp-52`4fopp-56`8fopp-60`<fopp-64`@f/opp-80`Pfopp-128`f0opp-144`fopp-192`fopp-256`fopp-320`@fopp-336`Pfopp-384`f opp-416`fregulators-02qcom,pm8550-rpmh-regulators b    5 K ] n   bob1 vreg_bob1 - opp-1Rq@opp-2R|opp-3Ropp-4RȀopp-5R`@pmu@240b6400*2qcom,x1e80100-cpu-bwmonqcom,sdm845-bwmon$ d En?? psystem-cache-controller@250000002qcom,x1e80100-llcc% % %@ %` % % % % & & llcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_basellcc_broadcast_and_base  remoteproc@323000002qcom,x1e80100-cdsp-pas20@EB#)wdogfatalreadyhandoverstop-ackn*xo;; ;  cxmxcnspn!3sstop#okay_Aqcom/x1e80100/Thundercomm/DEVKIT/qccdsp8380.mbnqcom/x1e80100/Thundercomm/DEVKIT/cdsp_dtbs.elffglink-edgeE1 1cdsprfastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cb <  compute-cb@22qcom,fastrpc-compute-cb <  compute-cb@32qcom,fastrpc-compute-cb <  compute-cb@42qcom,fastrpc-compute-cb <  compute-cb@52qcom,fastrpc-compute-cb <  compute-cb@62qcom,fastrpc-compute-cb <  compute-cb@72qcom,fastrpc-compute-cb <  compute-cb@82qcom,fastrpc-compute-cb <  compute-cb@102qcom,fastrpc-compute-cb  < compute-cb@112qcom,fastrpc-compute-cb  < compute-cb@122qcom,fastrpc-compute-cb  <  compute-cb@132qcom,fastrpc-compute-cb  <  timer2arm,armv8-timer0   thermal-zonesfaoss0-thermal tripstrip-point0 _ hotaoss0-critical 8  criticalcpu0-0-top-thermal tripscpu-critical 8  criticalcpu0-0-btm-thermal tripscpu-critical 8  criticalcpu0-1-top-thermal tripscpu-critical 8  criticalcpu0-1-btm-thermal tripscpu-critical 8  criticalcpu0-2-top-thermal tripscpu-critical 8  criticalcpu0-2-btm-thermal tripscpu-critical 8  criticalcpu0-3-top-thermal tripscpu-critical 8  criticalcpu0-3-btm-thermal tripscpu-critical 8  criticalcpuss0-top-thermal  tripscpuss2-critical 8  criticalcpuss0-btm-thermal  tripscpuss2-critical 8  criticalmem-thermal  tripstrip-point0 _ hotmem-critical 8  criticalvideo-thermal  tripstrip-point0 _ hotvideo-critical 8  criticalaoss1-thermal tripstrip-point0 _ hotaoss0-critical 8  criticalcpu1-0-top-thermal tripscpu-critical 8  criticalcpu1-0-btm-thermal tripscpu-critical 8  criticalcpu1-1-top-thermal tripscpu-critical 8  criticalcpu1-1-btm-thermal tripscpu-critical 8  criticalcpu1-2-top-thermal tripscpu-critical 8  criticalcpu1-2-btm-thermal tripscpu-critical 8  criticalcpu1-3-top-thermal tripscpu-critical 8  criticalcpu1-3-btm-thermal tripscpu-critical 8  criticalcpuss1-top-thermal  tripscpuss2-critical 8  criticalcpuss1-btm-thermal  tripscpuss2-critical 8  criticalaoss2-thermal tripstrip-point0 _ hotaoss0-critical 8  criticalcpu2-0-top-thermal tripscpu-critical 8  criticalcpu2-0-btm-thermal tripscpu-critical 8  criticalcpu2-1-top-thermal tripscpu-critical 8  criticalcpu2-1-btm-thermal tripscpu-critical 8  criticalcpu2-2-top-thermal tripscpu-critical 8  criticalcpu2-2-btm-thermal tripscpu-critical 8  criticalcpu2-3-top-thermal tripscpu-critical 8  criticalcpu2-3-btm-thermal tripscpu-critical 8  criticalcpuss2-top-thermal  tripscpuss2-critical 8  criticalcpuss2-btm-thermal  tripscpuss2-critical 8  criticalaoss3-thermal tripstrip-point0 _ hotaoss0-critical 8  criticalnsp0-thermal tripstrip-point0 _ hotnsp0-critical 8  criticalnsp1-thermal tripstrip-point0 _ hotnsp1-critical 8  criticalnsp2-thermal tripstrip-point0 _ hotnsp2-critical 8  criticalnsp3-thermal tripstrip-point0 _ hotnsp3-critical 8  criticalgpuss-0-thermal  cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-1-thermal  cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-2-thermal  cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-3-thermal  cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-4-thermal   cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-5-thermal   cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-6-thermal   cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalgpuss-7-thermal   cooling-mapsmap0  tripstrip-point0 s passivefgpu-critical 8  criticalcamera0-thermal  tripstrip-point0 _ hotcamera0-critical 8  criticalcamera1-thermal tripstrip-point0 _ hotcamera0-critical 8  criticalpm8550-thermal d tripstrip0 s passivetrip1 8 hotpm8550ve-2-thermal d tripstrip0 s passivetrip1 8 hotpmc8380-3-thermal d tripstrip0 s passivetrip1 8 hotpmc8380-4-thermal d tripstrip0 s passivetrip1 8 hotpmc8380-5-thermal d tripstrip0 s passivetrip1 8 hotpmc8380-6-thermal d ftripstrip0 s passivetrip1 8 hotpm8550ve-8-thermal d tripstrip0 s passivetrip1 8 hotpm8550ve-9-thermal d tripstrip0 s passivetrip1 8 hotpm8010-thermal d tripstrip0 s passivetrip1 8 hotaliases$ /soc@0/geniqup@8c0000/serial@894000audio-codec2qcom,wcd9385-codecbdefaultX w@ w@w@&w@ >$I     eP  fpmic-glink@2qcom,x1e80100-pmic-glinkqcom,sm8550-pmic-glinkqcom,pmic-glink $y{}connector@02usb-c-connector'dual2dualports port@0endpoint^fport@1endpoint^fport@2endpoint^fconnector@12usb-c-connector'dual2hostports port@0endpoint^fport@1endpoint^fport@2endpoint^fconnector@22usb-c-connector'dual2hostports port@0endpoint^fport@1endpoint^fport@2endpoint^fsound2qcom,x1e80100-sndcard,X1E001DE-DEVKITN/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/temp-alarm@a005T/soc@0/arbiter@c400000/spmi@c42d000/pmic@2/gpio@8800+e/soc@0/arbiter@c400000/spmi@c42d000/pmic@3:o/soc@0/arbiter@c400000/spmi@c42d000/pmic@3/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@3/gpio@8800+/soc@0/arbiter@c400000/spmi@c42d000/pmic@4:/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/gpio@8800+/soc@0/arbiter@c400000/spmi@c42d000/pmic@5:/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800L/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800/usb0-pwr-1p15-en-state+/soc@0/arbiter@c400000/spmi@c42d000/pmic@6: /soc@0/arbiter@c400000/spmi@c42d000/pmic@6/temp-alarm@a005"/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/gpio@8800+2/soc@0/arbiter@c400000/spmi@c42d000/pmic@8:=/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/temp-alarm@a005S/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/gpio@8800+d/soc@0/arbiter@c400000/spmi@c42d000/pmic@9:o/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800K/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800/usb0-1p8-reg-en-state+/soc@0/arbiter@c400000/spmi@c42d000/pmic@c;/soc@0/arbiter@c400000/spmi@c42d000/pmic@c/temp-alarm@2400$/soc@0/arbiter@c400000/spmi@c432000+/soc@0/arbiter@c400000/spmi@c432000/pmic@74/soc@0/arbiter@c400000/spmi@c432000/pmic@7/phy@fd00+/soc@0/arbiter@c400000/spmi@c432000/pmic@a4/soc@0/arbiter@c400000/spmi@c432000/pmic@a/phy@fd00+ /soc@0/arbiter@c400000/spmi@c432000/pmic@b4 /soc@0/arbiter@c400000/spmi@c432000/pmic@b/phy@fd00+ 2/soc@0/arbiter@c400000/spmi@c432000/pmic@c4 /soc@0/pinctrl@f100000/qup-spi9-data-clk-state*#P/soc@0/pinctrl@f100000/qup-spi10-cs-state0#]/soc@0/pinctrl@f100000/qup-spi10-data-clk-state*#p/soc@0/pinctrl@f100000/qup-spi11-cs-state0#}/soc@0/pinctrl@f100000/qup-spi11-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi12-cs-state0#/soc@0/pinctrl@f100000/qup-spi12-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi13-cs-state0#/soc@0/pinctrl@f100000/qup-spi13-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi14-cs-state0#/soc@0/pinctrl@f100000/qup-spi14-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi15-cs-state0#/soc@0/pinctrl@f100000/qup-spi15-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi16-cs-state0$/soc@0/pinctrl@f100000/qup-spi16-data-clk-state*$0/soc@0/pinctrl@f100000/qup-spi17-cs-state0$=/soc@0/pinctrl@f100000/qup-spi17-data-clk-state*$P/soc@0/pinctrl@f100000/qup-spi18-cs-state0$]/soc@0/pinctrl@f100000/qup-spi18-data-clk-state*$p/soc@0/pinctrl@f100000/qup-spi19-cs-state0$}/soc@0/pinctrl@f100000/qup-spi19-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi20-cs-state0$/soc@0/pinctrl@f100000/qup-spi20-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi21-cs-state0$/soc@0/pinctrl@f100000/qup-spi21-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi22-cs-state0$/soc@0/pinctrl@f100000/qup-spi22-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi23-cs-state0$/soc@0/pinctrl@f100000/qup-spi23-data-clk-state/%/soc@0/pinctrl@f100000/qup-uart2-default-state0%"/soc@0/pinctrl@f100000/qup-uart14-default-state0%5/soc@0/pinctrl@f100000/qup-uart21-default-state*%H/soc@0/pinctrl@f100000/sdc2-default-state(%U/soc@0/pinctrl@f100000/sdc2-sleep-state+%`/soc@0/pinctrl@f100000/eusb3-reset-n-state+%n/soc@0/pinctrl@f100000/eusb6-reset-n-state)%|/soc@0/pinctrl@f100000/nvme-reg-en-state+%/soc@0/pinctrl@f100000/pcie4-default-state+%/soc@0/pinctrl@f100000/pcie5-default-state,%/soc@0/pinctrl@f100000/pcie6a-default-state2%/soc@0/pinctrl@f100000/rtmr1-reset-n-active-state2%/soc@0/pinctrl@f100000/rtmr2-reset-n-active-state/%/soc@0/pinctrl@f100000/rtmr1-1p15-reg-en-state.%/soc@0/pinctrl@f100000/rtmr1-1p8-reg-en-state.%/soc@0/pinctrl@f100000/rtmr1-3p3-reg-en-state/&/soc@0/pinctrl@f100000/rtmr2-1p15-reg-en-state.&/soc@0/pinctrl@f100000/rtmr2-1p8-reg-en-state.&&/soc@0/pinctrl@f100000/rtmr2-3p3-reg-en-state+&7/soc@0/pinctrl@f100000/sdc2-card-det-state0&G/soc@0/pinctrl@f100000/wcd-reset-n-active-state(&S/soc@0/pinctrl@f100000/wwan-sw-en-state,&^/soc@0/stm@10002000/out-ports/port/endpoint-&f/soc@0/tpdm@10003000/out-ports/port/endpoint.&s/soc@0/tpda@10004000/in-ports/port@0/endpoint.&/soc@0/tpda@10004000/in-ports/port@1/endpoint-&/soc@0/tpda@10004000/out-ports/port/endpoint-&/soc@0/tpdm@1000f000/out-ports/port/endpoint0&/soc@0/funnel@10041000/in-ports/port@6/endpoint0&/soc@0/funnel@10041000/in-ports/port@7/endpoint/&/soc@0/funnel@10041000/out-ports/port/endpoint0&/soc@0/funnel@10042000/in-ports/port@2/endpoint0&/soc@0/funnel@10042000/in-ports/port@5/endpoint0&/soc@0/funnel@10042000/in-ports/port@6/endpoint/&/soc@0/funnel@10042000/out-ports/port/endpoint0&/soc@0/funnel@10045000/in-ports/port@0/endpoint0'/soc@0/funnel@10045000/in-ports/port@1/endpoint/'/soc@0/funnel@10045000/out-ports/port/endpoint-'//soc@0/tpdm@10800000/out-ports/port/endpoint-'