Ð þíʱ8½<( u½Kgoogle,veyron-jerry-rev15google,veyron-jerry-rev14google,veyron-jerry-rev13google,veyron-jerry-rev12google,veyron-jerry-rev11google,veyron-jerry-rev10google,veyron-jerry-rev7google,veyron-jerry-rev6google,veyron-jerry-rev5google,veyron-jerry-rev4google,veyron-jerry-rev3google,veyron-jerrygoogle,veyronrockchip,rk3288& 7Google Jerryaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000/serial@ff690000•/serial@ff1b0000/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000´/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0º—˜™šÅcpusØrockchip,rk3066-smpæcpu@500ócpuarm,cortex-a12ÿ -œ@;Br\ hcpu@501ócpuarm,cortex-a12ÿ -œ@;Brhcpu@502ócpuarm,cortex-a12ÿ -œ@;Brhcpu@503ócpuarm,cortex-a12ÿ -œ@;Brhopp-table-0operating-points-v2phopp-126000000{‚›€‚ » opp-216000000{ ßæ‚ » opp-408000000{Q–‚ » opp-600000000{#ÃF‚ » opp-696000000{)|‚~ðopp-816000000{0£,‚B@opp-1008000000{<Ü‚opp-1200000000{G†Œ‚Èàopp-1416000000{Tfr‚O€opp-1512000000{ZJ‚Ðopp-1608000000{_Ø"‚Ö opp-1704000000{eú‚™popp-1800000000{kIÒ‚\Àreserved-memorydma-unusable@fe000000ÿþoscillator fixed-clock—n6§xin24mºh timerarm,armv7-timerÇ0º   —n6ëtimer@ff810000rockchip,rk3288-timerÿÿ  ºH ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshcðÑ€ ;ÈDrvbiuciuciu-driveciu-sample" º ÿÿ @€-reset9okay@J\mÈ  ˆZ¦³ÀÍÛçôÿdefault mmc@ff0d0000rockchip,rk3288-dw-mshcðÑ€ ;ÉEswbiuciuciu-driveciu-sample" º!ÿÿ @-reset9okay@\$:Eÿdefault  ¦³ÀÍÛçwifi@1marvell,sd8897ÿS‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g            ‰$g            ‰$g            ‰$g            ‰$g            öqð‰:ˆ$          ‰:ˆ(          ‰:ˆ,          ‰:ˆ0          ‰:ˆ4          ‰:ˆ8          ‰:ˆ<          ‰:ˆ@          °”ª‰:ˆd          ‰:ˆh          ‰:ˆl          ‰:ˆp          ‰:ˆt          ‰:ˆx          ‰:ˆ|          ‰:ˆ€          ‰:ˆ„          ‰:ˆˆ        ‰:ˆŒ        <·6‰:ˆ•        ‰:ˆ™        ‰:ˆ        ‰:ˆ¡        ‰:ˆ¥        mmc@ff0e0000rockchip,rk3288-dw-mshcðÑ€ ;ÊFtxbiuciuciu-driveciu-sample" º"ÿÿ@‚-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshcðÑ€ ;ËGuybiuciuciu-driveciu-sample" º#ÿÿ@ƒ-reset9okay@JˆžôÚ:Eÿdefault  saradc@ff100000rockchip,saradcÿÿ º$é;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclkû  txrx º,ÿdefault !"#ÿÿ9okayec@0google,cros-ec-spiÿ & ºÿdefault $'-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnel9sbs-battery@bsbs,sbs-batteryÿ K_keyboard-controllergoogle,cros-ec-keybt„ —D±;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclkû txrx º-ÿdefault %&'(ÿÿ 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclkûtxrx º.ÿdefault )*+,ÿÿ9okay¾ flash@0jedec,spi-nor'úð€ÿi2c@ff140000rockchip,rk3288-i2cÿÿ º>i2c;Mÿdefault -9okay—€Ñ2édtpm@20infineon,slb9645ttÿ i2c@ff150000rockchip,rk3288-i2cÿÿ º?i2c;Oÿdefault . 9disabledi2c@ff160000rockchip,rk3288-i2cÿÿ º@i2c;Pÿdefault /09okay—€Ñ2é,ts3a227e@3b ti,ts3a227eÿ;&1ºÿdefault 2h trackpad@15elan,ekth3000ÿ& º#3.trackpad@2c hid-over-i2c& ºÿ,< #3.i2c@ff170000rockchip,rk3288-i2cÿÿ ºAi2c;Qÿdefault 4 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º7KU;MUbaudclkapb_pclkûtxrxÿdefault  5679okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º8KU;NVbaudclkapb_pclkûtxrxÿdefault 89okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿi º9KU;OWbaudclkapb_pclkÿdefault 99okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º:KU;PXbaudclkapb_pclkûtxrxÿdefault : 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿÿ º;KU;QYbaudclkapb_pclkû  txrxÿdefault ; 9disableddma-controller@ff250000arm,pl330arm,primecellÿÿ%@ºbmˆ; apb_pclkhthermal-zonesreserve-thermalŸèµˆÃ<cpu-thermalŸdµˆÃ<tripscpu_alert0ÓpßÐúpassiveh=cpu_alert1Ó$øßÐúpassiveh>cpu_critÓ† ßÐ úcriticalcooling-mapsmap0ê=0ïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ê>0ïÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalŸdµˆÃ<tripsgpu_alert0Ó4ßÐúpassiveh?gpu_critÓ† ßÐ úcriticalcooling-mapsmap0ê? ï@ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿÿ( º%;HZtsadcapb_pclkŸ -tsadc-apbÿinitdefaultsleep AþBA(C5èH9okayLch<ethernet@ff290000rockchip,rk3288-gmacÿÿ)º~macirqeth_wake_irq(C8;—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehciÿÿP º;ÂŽD“usb9okayusb@ff520000 generic-ohciÿÿR º);ÂŽD“usb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿT º;Ãotg³hostŽE “usb2-phy»9okayÒusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿÿX º;Áotg³hostéû €€@@ ŽF “usb2-phy9okayz)FÒusb@ff5c0000 generic-ehciÿÿ\ º;Ä 9disableddma-controller@ff600000arm,pl330arm,primecellÿÿ`@ºbmˆ;Á apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2cÿÿe º<i2c;Lÿdefault G9okay—€Ñ2édpmic@1brockchip,rk808ÿ§xin32kwifibt_32kin&1ºÿdefault  HIJ@.ºamy…‘K©µÂ3ÏÜKèKõ h”regulatorsDCDC_REG1ÿvdd_arm"4 q°L dqh regulator-state-memyDCDC_REG2ÿvdd_gpu"4 5LÐdqhregulator-state-memyDCDC_REG3 ÿvcc135_ddr"regulator-state-mem’DCDC_REG4ÿvcc_18"4w@Lw@hregulator-state-mem’ªw@LDO_REG1 ÿvcc33_io"42Z L2Z h3regulator-state-mem’ª2Z LDO_REG3ÿvdd_10"4B@LB@regulator-state-mem’ªB@LDO_REG7ÿvdd10_lcd_pwren_h"4&% L&% regulator-state-memySWITCH_REG1 ÿvcc33_lcd"haregulator-state-memyLDO_REG6 ÿvcc18_codec"4w@Lw@hbregulator-state-memyLDO_REG4 ÿvccio_sd4w@L2Z hregulator-state-memyLDO_REG5 ÿvcc33_sd42Z L2Z hregulator-state-memyLDO_REG8 ÿvcc33_ccd"42Z L2Z regulator-state-memyLDO_REG2ÿmic_vcc"4w@Lw@regulator-state-memyi2c@ff660000rockchip,rk3288-i2cÿÿf º=i2c;Nÿdefault L9okay—† Ñ2é max98090@10maxim,max98090ÿ&Mºmclk;qÿdefault NhŸpwm@ff680000rockchip,rk3288-pwmÿÿhÆÿdefault O;_9okayh¦pwm@ff680010rockchip,rk3288-pwmÿÿhÆÿdefault P;_9okayh›pwm@ff680020rockchip,rk3288-pwmÿÿh Æÿdefault Q;_ 9disabledpwm@ff680030rockchip,rk3288-pwmÿÿh0Æÿdefault R;_ 9disabledsram@ff700000 mmio-sramÿÿp€ÿp€smp-sram@0rockchip,rk3066-smp-sramÿsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿÿshpower-controller!rockchip,rk3288-power-controllerÑh) hfpower-domain@9ÿ È;ÊÍÈÌÅƾ¿ÔÕÖÙÑÒchgfdehilkj$åSTUVWXYZ[Ñpower-domain@11ÿ ;Ïopå\]Ñpower-domain@12ÿ ;ÐÜå^Ñpower-domain@13ÿ ;Àå_`Ñreboot-modesyscon-reboot-modeì”óRBÃÿRBà RBà  RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿÿtclock-controller@ff760000rockchip,rk3288-cruÿÿv; xin24m(Cº )HÑÝjÒÞk$ 6#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿÿwhCedp-phyrockchip,rk3288-dp-phy;h24m K9okayhvio-domains"rockchip,rk3288-io-voltage-domain9okay V3 ` k y3 ‰3 —a £ ¯b ¼usbphyrockchip,rk3288-usb-phy9okayusb-phy@320 Kÿ ;]phyclkº… -phy-resethFusb-phy@334 Kÿ4;^phyclkºˆ -phy-resethDusb-phy@348 KÿH;_phyclkº‹ -phy-resethEwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿÿ€;p ºO9okaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿÿ‹ Ê;TÐ mclkhclkûctx º6ÿdefault d(C 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿÿ‰ Ê º5;RÎi2s_clki2s_hclkûcctxrxÿdefault e Û ö9okayhžcrypto@ff8a0000rockchip,rk3288-cryptoÿÿŠ@ º0 ;ÇÍ}Áaclkhclksclkapb_pclk® -crypto-rstiommu@ff900800rockchip,iommuÿÿ@ º;ÊÔ aclkiface  9disablediommu@ff914000rockchip,iommu ÿÿ‘@ÿ‘P º;ÍÕ aclkiface   9disabledrga@ff920000rockchip,rk3288-rgaÿÿ’€ º;ÈÖjaclkhclksclk 8f ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ÿÿ“œÿ“ º;žÑaclk_vopdclk_vophclk_vop 8f def -axiahbdclk Fg9okayporth endpoint@0ÿ Mhh}endpoint@1ÿ Mihxendpoint@2ÿ Mjhqendpoint@3ÿ Mkhtiommu@ff930300rockchip,iommuÿÿ“ º;ÅÑ aclkiface 8f  9okayhgvop@ff940000rockchip,rk3288-vop ÿÿ”œÿ” º;Æ¿Òaclk_vopdclk_vophclk_vop 8f °±² -axiahbdclk Fl9okayporth endpoint@0ÿ Mmh~endpoint@1ÿ Mnhyendpoint@2ÿ Mohrendpoint@3ÿ Mphuiommu@ff940300rockchip,iommuÿÿ” º;ÆÒ aclkiface 8f  9okayhlmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿÿ–@ º;~d refpclk 8f (C 9disabledportsportendpoint@0ÿ Mqhjendpoint@1ÿ Mrholvds@ff96c000rockchip,rk3288-lvdsÿÿ–À@;g pclk_lvdsÿlcdc s 8f (C 9disabledportsport@0ÿendpoint@0ÿ Mthkendpoint@1ÿ Muhpdp@ff970000rockchip,rk3288-dpÿÿ—@ ºb;icdppclkŽv“dp 8f o-dp(C9okayÿdefault wportsport@0ÿendpoint@0ÿ Mxhiendpoint@1ÿ Myhnport@1ÿendpoint@0ÿ Mzhªhdmi@ff980000rockchip,rk3288-dw-hdmiÿÿ˜U Ê(C ºg;hmniahbisfrcec 8f 9okayÿdefaultunwedge {þ|h¡portsportendpoint@0ÿ M}hhendpoint@1ÿ M~hmvideo-codec@ff9a0000rockchip,rk3288-vpuÿÿšº   ~vepuvdpu;ÐÜ aclkhclk F 8f iommu@ff9a0800rockchip,iommuÿÿš º ;ÐÜ aclkiface  8f hiommu@ff9c0440rockchip,iommu ÿÿœ@@ÿœ€@ ºo;ÏÛ aclkiface  9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿÿ£$º ~jobmmugpu;À € 8f 9okay ]h@opp-table-1operating-points-v2h€opp-100000000{õá‚~ðopp-200000000{ ë‚~ðopp-300000000{ᣂB@opp-400000000{ׄ‚Èàopp-600000000{#ÃF‚Ðqos@ffaa0000rockchip,rk3288-qossysconÿÿª h_qos@ffaa0080rockchip,rk3288-qossysconÿÿª€ h`qos@ffad0000rockchip,rk3288-qossysconÿÿ­ hTqos@ffad0100rockchip,rk3288-qossysconÿÿ­ hUqos@ffad0180rockchip,rk3288-qossysconÿÿ­€ hVqos@ffad0400rockchip,rk3288-qossysconÿÿ­ hWqos@ffad0480rockchip,rk3288-qossysconÿÿ­€ hXqos@ffad0500rockchip,rk3288-qossysconÿÿ­ hSqos@ffad0800rockchip,rk3288-qossysconÿÿ­ hYqos@ffad0880rockchip,rk3288-qossysconÿÿ­€ hZqos@ffad0900rockchip,rk3288-qossysconÿÿ­ h[qos@ffae0000rockchip,rk3288-qossysconÿÿ® h^qos@ffaf0000rockchip,rk3288-qossysconÿÿ¯ h\qos@ffaf0080rockchip,rk3288-qossysconÿÿ¯€ h]dma-controller@ffb20000arm,pl330arm,primecellÿÿ²@ºbmˆ;Á apb_pclkhcefuse@ffb40000rockchip,rk3288-efuseÿÿ´ ;q pclk_efusecpu-id@7ÿcpu_leakage@17ÿinterrupt-controller@ffc01000 arm,gic-400 i ~@ÿÿÀÿÀ ÿÀ@ ÿÀ`  º hpinctrlrockchip,rk3288-pinctrl(Cæÿdefaultsleep ‚ƒ„…†þ‚ƒ„‡ˆgpio@ff750000rockchip,gpio-bankÿÿu ºQ;@  Ÿ i ~ç «PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFAULT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh1gpio@ff780000rockchip,gpio-bankÿÿx ºR;A  Ÿ i ~gpio@ff790000rockchip,gpio-bankÿÿy ºS;B  Ÿ i ~M «CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh“gpio@ff7a0000rockchip,gpio-bankÿÿz ºT;C  Ÿ i ~‚ «FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bankÿÿ{ ºU;D  Ÿ i ~³ «UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEh–gpio@ff7c0000rockchip,gpio-bankÿÿ| ºV;E  Ÿ i ~A «SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh™gpio@ff7d0000rockchip,gpio-bankÿÿ} ºW;F  Ÿ i ~© «I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhMgpio@ff7e0000rockchip,gpio-bankÿÿ~ ºX;G  Ÿ i ~Ú «LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKEDP_HPDDVS1nFAULT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bankÿÿ ºY;H  Ÿ i ~^ «RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 »‰hdmi-cec-c7 »‰hdmi-ddc »‰‰h{hdmi-ddc-unwedge »Š‰h|vcc50-hdmi-en »‰hšpcfg-output-low ÉhŠpcfg-pull-up Ôh‹pcfg-pull-down áhpcfg-pull-none ðh‰pcfg-pull-none-12ma ð ý hsuspendglobal-pwroff »‰h„ddrio-pwroff »‰hƒddr0-retention »‹h‚ddr1-retention »‹suspend-l-wake »Šh…suspend-l-sleep »Œh‡edpedp-hpd » hwi2c0i2c0-xfer »‰‰hGi2c1i2c1-xfer »‰‰h-i2c2i2c2-xfer » ‰ ‰hLi2c3i2c3-xfer »‰‰h.i2c4i2c4-xfer »‰‰h/i2c5i2c5-xfer »‰‰h4i2s0i2s0-bus` »‰‰‰‰‰‰helcdclcdc-ctl@ »‰‰‰‰hssdmmcsdmmc-clk »Žhsdmmc-cmd »Žhsdmmc-cd »‹sdmmc-bus1 »‹sdmmc-bus4@ »ŽŽŽŽhsdmmc-cd-disabled »‰hsdmmc-cd-pin »‰hsdio0sdio0-bus1 »‹sdio0-bus4@ »ŽŽŽŽhsdio0-cmd »Žhsdio0-clk »Žhsdio0-cd »‹sdio0-wp »‹sdio0-pwr »‹sdio0-bkpwr »‹sdio0-int »‹wifienable-h »‰h•bt-enable-l »‰bt-host-wake »bt-host-wake-l »‰bt-dev-wake-sleep »Šhˆbt-dev-wake-awake »Œh†bt-dev-wake »‰sdio1sdio1-bus1 »‹sdio1-bus4@ »‹‹‹‹sdio1-cd »‹sdio1-wp »‹sdio1-bkpwr »‹sdio1-int »‹sdio1-cmd »‹sdio1-clk »‰sdio1-pwr » ‹emmcemmc-clk »Žhemmc-cmd »Žhemmc-pwr » ‹emmc-bus1 »‹emmc-bus4@ »‹‹‹‹emmc-bus8€ »ŽŽŽŽŽŽŽŽhemmc-reset » ‰h’spi0spi0-clk » ‹h spi0-cs0 » ‹h#spi0-tx »‹h!spi0-rx »‹h"spi0-cs1 »‹spi1spi1-clk » ‹h%spi1-cs0 » ‹h(spi1-rx »‹h'spi1-tx »‹h&spi2spi2-cs1 »‹spi2-clk »‹h)spi2-cs0 »‹h,spi2-rx »‹h+spi2-tx » ‹h*uart0uart0-xfer »‹‰h5uart0-cts »‹h6uart0-rts »‰h7uart1uart1-xfer »‹ ‰h8uart1-cts » ‹uart1-rts » ‰uart2uart2-xfer »‹‰h9uart3uart3-xfer »‹‰h:uart3-cts » ‹uart3-rts » ‰uart4uart4-xfer »‹‰h;uart4-cts » ‹uart4-rts » ‰tsadcotp-pin » ‰hAotp-out » ‰hBpwm0pwm0-pin »‰hOpwm1pwm1-pin »‰hPpwm2pwm2-pin »‰hQpwm3pwm3-pin »‰hRgmacrgmii-pins𠻉‰‰‰‰‰‰ ‰‰rmii-pins  »‰‰‰‰‰‰‰‰‰‰spdifspdif-tx » ‰hdpcfg-pull-none-drv-8ma ð ýhŽpcfg-pull-up-drv-8ma Ô ýpcfg-output-high hŒbuttonspwr-key-l »‹hap-lid-int-l »‹h¬pmicpmic-int-l »‹hHdvs-1 » hIdvs-2 »hJrebootap-warm-reset-h » ‰h‘recovery-switchrec-mode-l » ‹tpmtpm-int-h »‰write-protectfw-wp-ap »‰codechp-det »‹hint-codec »hNmic-det » ‹hœheadsetts3a227e-int-l »‹h2backlightbl_pwr_en » ‰h¢bl-en »‰h¥lcdlcd-en »‰h£avdd-1v8-disp-en » ‰h¤chargerac-present-ap »‹h«cros-ecec-int »‰h$trackpadtrackpad-int »‹h0usb-hosthost1-pwr-en » ‰h­usbotg-pwren-h » ‰h®buck-5vdrv-5v »‰h˜chosen serial2:115200n8memoryómemoryÿ€power-button gpio-keysÿdefault key-power $Power ‚1 *t 5d.gpio-restart gpio-restart ‚1 ÿdefault ‘ GÈemmc-pwrseqmmc-pwrseq-emmc ’ÿdefault P“ hsdio-pwrseqmmc-pwrseq-simple;” ext_clockÿdefault • P–hvcc-5vregulator-fixedÿvcc_5v"4LK@LLK@ \— g z ÿdefault ˜hKvcc33-sysregulator-fixed ÿvcc33_sys"42Z L2Z  \—hvcc50-hdmiregulator-fixed ÿvcc50_hdmi" \K g z™ÿdefault švdd-logicpwm-regulator ÿvdd_logic ›Ê „ { £”"4~ðL™pd sound!rockchip,rockchip-audio-max98090ÿdefault œ ¶VEYRON-I2S Åž ÝŸ òM M    6¡backlight-regulatorregulator-fixed g z“ ÿdefault ¢ÿbacklight_regulator \ J:˜h§panel-regulatorregulator-fixed g z ÿdefault £ÿpanel_regulator \h¨vcc18-lcdregulator-fixed g z“ ÿdefault ¤ ÿvcc18_lcd" \backlightpwm-backlight [ÿ mÿ „€ ÿdefault ¥ ¦B@ ª  ¿  Чh©panelinnolux,n116bge9okay Ш Ý©panel-timing—l÷ çV ïˆ ü<    ' 4  @  Jportsportendpoint Mªhzgpio-charger gpio-charger Wmains ‚1ÿdefault «lid-switch gpio-keysÿdefault ¬switch-lid $Lid ‚1. * d 5vccsysregulator-fixedÿvccsys"h—vcc5-host1-regulatorregulator-fixed g z1 ÿdefault ­ ÿvcc5_host1"vcc5v-otg-regulatorregulator-fixed g z1 ÿdefault ® ÿvcc5_host2" #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,caldata-txpwrlimit-2gmarvell,caldata-txpwrlimit-5g-sub0marvell,caldata-txpwrlimit-5g-sub1marvell,caldata-txpwrlimit-5g-sub2mmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcehid-descr-addrreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type