B682(2X3ti,dra718-evmti,dra718ti,dra722ti,dra72ti,dra7&7TI DRA718 EVMchosenB=/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0?X/ocp/interconnect@48000000/segment@0/target-module@7a000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@7c000/i2c@0Bb/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Bj/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0B/ocp/interconnect@48000000/segment@0/target-module@66000/serial@0B/ocp/interconnect@48000000/segment@0/target-module@68000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B/ocp/interconnect@48400000/segment@0/target-module@24000/serial@0E/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0X/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2B/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0?/ocp/interconnect@48400000/segment@0/target-module@80000/can@0"/ocp/target-module@4b300000/spi@0/ocp/ipu@58820000/ocp/ipu@55020000/ocp/dsp@40800000 /connectortimerarm,armv7-timer disabled0   &interrupt-controller@48211000arm,cortex-a15-gic @/H!H! H!@ H!`   &3interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu /H(&3 cpuscpu@0;cpuarm,cortex-a15/G[bcpun|3opp-tableoperating-points-v2-ti-cpu3opp-1000000000;, P0, P0opp-1176000000FV@ @@ @opp-1500000000Yh/v~v~ocpsimple-pm-bus[ l3-noc@44000000ti,dra7-l3-noc/DE  interconnect@4a000000ti,dra7-l4-cfgsimple-pm-bus  [ bfck/JJJ aplaia0$JJ J segment@0simple-pm-bus\ @@PP`` ``pp      @@PP``pp target-module@2000ti,sysc-omap4ti,sysc/ rev  scm@0ti,dra7-scm-coresimple-bus/   scm_conf@0sysconsimple-bus/ 3 pbias_regulator@e00ti,pbias-dra7ti,pbias-omap/ pbias_mmc_omap5 pbias_mmc_omap5w@42Z3phy-gmii-sel@554ti,dra7xx-phy-gmii-sel/TL3clocksclock-dss-deshdcp-0@558Wti,gate-clockddss_deshdcp_clk[w/Xclock-ehrpwm0-tbclk-20@558Wti,gate-clockdehrpwm0_tbclk[w/X3clock-ehrpwm1-tbclk-21@558Wti,gate-clockdehrpwm1_tbclk[w/X3clock-ehrpwm2-tbclk-22@558Wti,gate-clockdehrpwm2_tbclk[w/X3clock-sys-32k@6c4W ti,mux-clock dsys_32k_ck[w/3Tpinmux@1400ti,dra7-padconfpinctrl-single/h  ?3dcan1-default-pins3dcan1-sleep-pins3mmc1-default-no-clk-pu-pins0TX\`dh3mmc1-default-pins0TX\`dhmmc1-sdr12-pins0TX\`dh3mmc1-hs-pins0TX\`dh3mmc1-sdr25-pins0TX\`dh3mmc1-sdr50-pins0TX\`dh3mmc1-ddr50-rev10-pins0TX\`dhmmc1-ddr50-rev20-pins0TX\`dh3mmc1-sdr104-pins0TX\`dh3mmc2-default-pinsP3mmc2-hs-pinsP3mmc2-ddr-rev10-pinsPmmc2-ddr-rev20-pinsP3mmc2-hs200-pinsP3mmc4-default-pins03scm_conf@1c04syscon/ 3scm_conf@1c24syscon/$$3cdma-router@b78ti,dra7-dma-crossbar/ x 3dma-router@c78ti,dra7-dma-crossbar/ x| 3target-module@5000ti,sysc-omap4ti,sysc/Prev Pcm_core_aon@0ti,dra7-cm-core-aonsimple-bus/   clocksclock-atl-clkin0Wti,dra7-atl-clockdatl_clkin0_ck [3clock-atl-clkin1Wti,dra7-atl-clockdatl_clkin1_ck [3clock-atl-clkin2Wti,dra7-atl-clockdatl_clkin2_ck [3clock-atl-clkin3Wti,dra7-atl-clockdatl_clkin3_ck [3clock-hdmi-clkinW fixed-clockdhdmi_clkin_ck34clock-mlb-clkinW fixed-clock dmlb_clkin_ck3clock-mlbp-clkinW fixed-clockdmlbp_clkin_ck3clock-pciesref-acsW fixed-clockdpciesref_acs_clk_ck3Dclock-ref-clkin0W fixed-clockdref_clkin0_ckclock-ref-clkin1W fixed-clockdref_clkin1_ckclock-ref-clkin2W fixed-clockdref_clkin2_ckclock-ref-clkin3W fixed-clockdref_clkin3_ckclock-rmiiW fixed-clock drmii_clk_ckclock-sdvenc-clkinW fixed-clockdsdvenc_clkin_ckclock-secure-32k-clk-srcW fixed-clockdsecure_32k_clk_src_ck3}clock-sys-clk32-crystalW fixed-clockdsys_clk32_crystal_ck3clock-sys-clk32-pseudoWfixed-factor-clockdsys_clk32_pseudo_ck[&1b3clock-virt-12000000W fixed-clockdvirt_12000000_ck3kclock-virt-13000000W fixed-clockdvirt_13000000_ck]@clock-virt-16800000W fixed-clockdvirt_16800000_ckY3mclock-virt-19200000W fixed-clockdvirt_19200000_ck$3nclock-virt-20000000W fixed-clockdvirt_20000000_ck1-3lclock-virt-26000000W fixed-clockdvirt_26000000_ck3oclock-virt-27000000W fixed-clockdvirt_27000000_ck3pclock-virt-38400000W fixed-clockdvirt_38400000_ckI3qclock-sys-clkin2W fixed-clock dsys_clkin2X3rclock-usb-otg-clkinW fixed-clockdusb_otg_clkin_ck3zclock-video1-clkinW fixed-clockdvideo1_clkin_ck3>clock-video1-m2-clkinW fixed-clockdvideo1_m2_clkin_ck33clock-video2-clkinW fixed-clockdvideo2_clkin_ck3?clock-video2-m2-clkinW fixed-clockdvideo2_m2_clkin_ck32clock@1e0Wti,omap4-dpll-m4xen-clock ddpll_abe_ck[/3clock-dpll-abe-x2Wti,omap4-dpll-x2-clockddpll_abe_x2_ck[3clock-dpll-abe-m2x2-8@1f0Wti,divider-clockddpll_abe_m2x2_ck[;F/Xo3clock-abe@108Wti,divider-clockdabe_clk[;/3tclock-dpll-abe-m2-8@1f0Wti,divider-clockddpll_abe_m2_ck[;F/Xo3vclock-dpll-abe-m3x2-8@1f4Wti,divider-clockddpll_abe_m3x2_ck[;F/Xo3clock@12c ti,clksel/,Wclock@23/ ti,mux-clockddpll_core_byp_mux[W3clock@120Wti,omap4-dpll-core-clock ddpll_core_ck[/ $,(3clock-dpll-core-x2Wti,omap4-dpll-x2-clockddpll_core_x2_ck[3clock-dpll-core-h12x2-8@13cWti,divider-clockddpll_core_h12x2_ck[;?F/<Xo3clock-mpu-dpll-hs-clk-divWfixed-factor-clockdmpu_dpll_hs_clk_div[&13 clock@160Wti,omap5-mpu-dpll-clock ddpll_mpu_ck[ /`dlh3clock-dpll-mpu-m2-8@170Wti,divider-clockddpll_mpu_m2_ck[;F/pXo3!clock-mpu-dclk-divWfixed-factor-clock dmpu_dclk_div[!&13clock-dsp-dpll-hs-clk-divWfixed-factor-clockddsp_dpll_hs_clk_div[&13"clock@240 ti,clksel/@Wclock@23/ ti,mux-clockddpll_dsp_byp_mux["W3#clock@234Wti,omap4-dpll-clock ddpll_dsp_ck[#/48@<$#F3$clock-dpll-dsp-m2-8@244Wti,divider-clockddpll_dsp_m2_ck[$;F/DXo%#F3%clock-iva-dpll-hs-clk-divWfixed-factor-clockdiva_dpll_hs_clk_div[&13&clock@1ac ti,clksel/Wclock@23/ ti,mux-clockddpll_iva_byp_mux[&W3'clock@1a0Wti,omap4-dpll-clock ddpll_iva_ck['/(Ep}@3(clock-dpll-iva-m2-8@1b0Wti,divider-clockddpll_iva_m2_ck[(;F/Xo)%3)clock-iva-dclkWfixed-factor-clock diva_dclk[)&13clock@2e4 ti,clksel/Wclock@23/ ti,mux-clockddpll_gpu_byp_mux[W3*clock@2d8Wti,omap4-dpll-clock ddpll_gpu_ck[*/+Ly@3+clock-dpll-gpu-m2-8@2e8Wti,divider-clockddpll_gpu_m2_ck[+;F/Xo,_(k3,clock-dpll-core-m2-8@130Wti,divider-clockddpll_core_m2_ck[;F/0Xo3-clock-core-dpll-out-dclk-divWfixed-factor-clockdcore_dpll_out_dclk_div[-&13clock@21c ti,clksel/Wclock@23/ ti,mux-clockddpll_ddr_byp_mux[W3.clock@210Wti,omap4-dpll-clock ddpll_ddr_ck[./3/clock-dpll-ddr-m2-8@220Wti,divider-clockddpll_ddr_m2_ck[/;F/ Xo3wclock@2b4 ti,clksel/Wclock@23/ ti,mux-clockddpll_gmac_byp_mux[W30clock@2a8Wti,omap4-dpll-clock ddpll_gmac_ck[0/31clock-dpll-gmac-m2-8@2b8Wti,divider-clockddpll_gmac_m2_ck[1;F/Xo3xclock-video2-dclk-divWfixed-factor-clockdvideo2_dclk_div[2&13clock-video1-dclk-divWfixed-factor-clockdvideo1_dclk_div[3&13clock-hdmi-dclk-divWfixed-factor-clockdhdmi_dclk_div[4&13clock-per-dpll-hs-clk-divWfixed-factor-clockdper_dpll_hs_clk_div[&13Gclock-usb-dpll-hs-clk-divWfixed-factor-clockdusb_dpll_hs_clk_div[&13Kclock-eve-dpll-hs-clk-divWfixed-factor-clockdeve_dpll_hs_clk_div[&135clock@290 ti,clksel/Wclock@23/ ti,mux-clockddpll_eve_byp_mux[5W36clock@284Wti,omap4-dpll-clock ddpll_eve_ck[6/37clock-dpll-eve-m2-8@294Wti,divider-clockddpll_eve_m2_ck[7;F/Xo38clock-eve-dclk-divWfixed-factor-clock deve_dclk_div[8&13clock-dpll-core-h13x2-8@140Wti,divider-clockddpll_core_h13x2_ck[;?F/@Xoclock-dpll-core-h14x2-8@144Wti,divider-clockddpll_core_h14x2_ck[;?F/DXo3Uclock-dpll-core-h22x2-8@154Wti,divider-clockddpll_core_h22x2_ck[;?F/TXo3Aclock-dpll-core-h23x2-8@158Wti,divider-clockddpll_core_h23x2_ck[;?F/XXo3Zclock-dpll-core-h24x2-8@15cWti,divider-clockddpll_core_h24x2_ck[;?F/\Xoclock-dpll-ddr-x2Wti,omap4-dpll-x2-clockddpll_ddr_x2_ck[/39clock-dpll-ddr-h11x2-8@228Wti,divider-clockddpll_ddr_h11x2_ck[9;?F/(Xoclock-dpll-dsp-x2Wti,omap4-dpll-x2-clockddpll_dsp_x2_ck[$3:clock-dpll-dsp-m3x2-8@248Wti,divider-clockddpll_dsp_m3x2_ck[:;F/HXo;ׄ3;clock-dpll-gmac-x2Wti,omap4-dpll-x2-clockddpll_gmac_x2_ck[13<clock-dpll-gmac-h11x2-8@2c0Wti,divider-clockddpll_gmac_h11x2_ck[<;?F/Xo3=clock-dpll-gmac-h12x2-8@2c4Wti,divider-clockddpll_gmac_h12x2_ck[<;?F/Xoclock-dpll-gmac-h13x2-8@2c8Wti,divider-clockddpll_gmac_h13x2_ck[<;?F/Xoclock-dpll-gmac-m3x2-8@2bcWti,divider-clockddpll_gmac_m3x2_ck[<;F/Xoclock-gmii-m-clk-divWfixed-factor-clockdgmii_m_clk_div[=&1clock-hdmi-clk2-divWfixed-factor-clockdhdmi_clk2_div[4&1clock-hdmi-divWfixed-factor-clock dhdmi_div_clk[4&1clock@100 ti,clksel/Wclock@4/ti,divider-clock dl3_iclk_div;[W3clock-l4-root-clk-divWfixed-factor-clockdl4_root_clk_div[&13clock-video1-clk2-divWfixed-factor-clockdvideo1_clk2_div[>&1clock-video1-divWfixed-factor-clockdvideo1_div_clk[>&1clock-video2-clk2-divWfixed-factor-clockdvideo2_clk2_div[?&1clock-video2-divWfixed-factor-clockdvideo2_div_clk[?&1clock-dummyW fixed-clock ddummy_ckclockdomainsclock@300 ti,omap4-cmdmpu_cm/ clock@20 ti,clkctrl dmpu_clkctrl/ W3clock@400 ti,omap4-cmddsp1_cm/ clock@20 ti,clkctrl ddsp1_clkctrl/ W3clock@500 ti,omap4-cmdipu_cm/ clock@20 ti,clkctrl dipu1_clkctrl/ W @A3@clock@50 ti,clkctrl dipu_clkctrl/P4W3clock@600 ti,omap4-cmddsp2_cm/ clock@20 ti,clkctrl ddsp2_clkctrl/ Wclock@700 ti,omap4-cmdrtc_cm/` `clock@20 ti,clkctrl drtc_clkctrl/ (W3clock@760 ti,omap4-cmdvpe_cm/`  ` clock@0 ti,clkctrl dvpe_clkctrl/ W3target-module@8000ti,sysc-omap4ti,sysc/rev  cm_core@0ti,dra7-cm-coresimple-bus/0 0clocksclock@200Wti,omap4-dpll-clockddpll_pcie_ref_ck[/ 3Bclock-dpll-pcie-ref-m2ldo-8@210Wti,divider-clockddpll_pcie_ref_m2ldo_ck[B;F/Xo3Cclock-apll-pcie-in-clk-mux-7@4ae06118 ti,mux-clockdapll_pcie_in_clk_mux[CDW/w3Eclock@21cWti,dra7-apll-clock dapll_pcie_ck[EB/ 3Fclock-optfclk-pciephy-div-8@4a00821cti,divider-clockdoptfclk_pciephy_div[FW/w;3eclock-apll-pcie-clkvcoldoWfixed-factor-clockdapll_pcie_clkvcoldo[F&1clock-apll-pcie-clkvcoldo-divWfixed-factor-clockdapll_pcie_clkvcoldo_div[F&1clock-apll-pcie-m2Wfixed-factor-clockdapll_pcie_m2_ck[F&13|clock@14c ti,clksel/LWclock@23/ ti,mux-clockddpll_per_byp_mux[GW3Hclock@140Wti,omap4-dpll-clock ddpll_per_ck[H/@DLH3Iclock-dpll-per-m2-8@150Wti,divider-clockddpll_per_m2_ck[I;F/PXo3Jclock-func-96m-aon-dclk-divWfixed-factor-clockdfunc_96m_aon_dclk_div[J&13clock@18c ti,clksel/Wclock@23/ ti,mux-clockddpll_usb_byp_mux[KW3Lclock@180Wti,omap4-dpll-j-type-clock ddpll_usb_ck[L/3Mclock-dpll-usb-m2-8@190Wti,divider-clockddpll_usb_m2_ck[M;F/Xo3Qclock-dpll-pcie-ref-m2-8@210Wti,divider-clockddpll_pcie_ref_m2_ck[B;F/Xo3{clock-dpll-per-x2Wti,omap4-dpll-x2-clockddpll_per_x2_ck[I3Nclock-dpll-per-h11x2-8@158Wti,divider-clockddpll_per_h11x2_ck[N;?F/XXo3Oclock-dpll-per-h12x2-8@15cWti,divider-clockddpll_per_h12x2_ck[N;?F/\Xoclock-dpll-per-h13x2-8@160Wti,divider-clockddpll_per_h13x2_ck[N;?F/`Xoclock-dpll-per-h14x2-8@164Wti,divider-clockddpll_per_h14x2_ck[N;?F/dXo3Vclock-dpll-per-m2x2-8@150Wti,divider-clockddpll_per_m2x2_ck[N;F/PXo3Pclock-dpll-usb-clkdcoldoWfixed-factor-clockddpll_usb_clkdcoldo[M&13Sclock-func-128mWfixed-factor-clockdfunc_128m_clk[O&1clock-func-12m-fclkWfixed-factor-clockdfunc_12m_fclk[P&1clock-func-24mWfixed-factor-clock dfunc_24m_clk[J&1clock-func-48m-fclkWfixed-factor-clockdfunc_48m_fclk[P&1clock-func-96m-fclkWfixed-factor-clockdfunc_96m_fclk[P&1clock-l3init-60m@104Wti,divider-clockdl3init_60m_fclk[Q/clock-clkout2-8@6b0Wti,gate-clock dclkout2_clk[Rw/clock-l3init-960m-gfclk-8@6c0Wti,gate-clockdl3init_960m_gfclk[Sw/clock-usb-phy1-always-on-clk32k-8@640Wti,gate-clockdusb_phy1_always_on_clk32k[Tw/@3_clock-usb-phy2-always-on-clk32k-8@688Wti,gate-clockdusb_phy2_always_on_clk32k[Tw/3aclock-usb-phy3-always-on-clk32k-8@698Wti,gate-clockdusb_phy3_always_on_clk32k[Tw/3bclock-gpu-core-gclk-mux-24@1220W ti,mux-clockdgpu_core_gclk_mux [UV,w/ W,3Wclock-gpu-hyd-gclk-mux-26@1220W ti,mux-clockdgpu_hyd_gclk_mux [UV,w/ X,3Xclock-l3instr-ts-gclk-div-24@e50Wti,divider-clockdl3instr_ts_gclk_div[Yw/P  clock-vip1-gclk-mux-24@1020W ti,mux-clockdvip1_gclk_mux[Zw/ clock-vip2-gclk-mux-24@1028W ti,mux-clockdvip2_gclk_mux[Zw/(clock-vip3-gclk-mux-24@1030W ti,mux-clockdvip3_gclk_mux[Zw/0clockdomainsclock-coreaon-clkdmti,clockdomaindcoreaon_clkdm[Mclock@600 ti,omap4-cm dcoreaon_cm/ clock@20 ti,clkctrldcoreaon_clkctrl/ W3fclock@700 ti,omap4-cm dl3main1_cm/ clock@20 ti,clkctrldl3main1_clkctrl/ tW3clock@900 ti,omap4-cmdipu2_cm/   clock@20 ti,clkctrl dipu2_clkctrl/ W3clock@a00 ti,omap4-cmddma_cm/   clock@20 ti,clkctrl ddma_clkctrl/ W3]clock@b00 ti,omap4-cmdemif_cm/   clock@20 ti,clkctrl demif_clkctrl/ Wclock@c00 ti,omap4-cmdatl_cm/   clock@0 ti,clkctrl datl_clkctrl/W3clock@d00 ti,omap4-cm dl4cfg_cm/   clock@20 ti,clkctrldl4cfg_clkctrl/ W3 clock@e00 ti,omap4-cm dl3instr_cm/ clock@20 ti,clkctrldl3instr_clkctrl/ W3 clock@f00 ti,omap4-cmdiva_cm/ clock@20 ti,clkctrl diva_clkctrl/ W3clock@1000 ti,omap4-cmdcam_cm/ clock@20 ti,clkctrl dcam_clkctrl/ ,W3clock@1100 ti,omap4-cmddss_cm/ clock@20 ti,clkctrl ddss_clkctrl/ W3clock@1200 ti,omap4-cmdgpu_cm/ clock@20 ti,clkctrl dgpu_clkctrl/ W3clock@1300 ti,omap4-cm dl3init_cm/ clock@20 ti,clkctrldl3init_clkctrl/ lW3^clock@b0 ti,clkctrl dpcie_clkctrl/ W3dclock@d0 ti,clkctrl dgmac_clkctrl/W3clock@1700 ti,omap4-cm dl4per_cm/ clock@28 ti,clkctrldl4per_clkctrl(/(d$<@pW [\\3clock@1a0 ti,clkctrldl4sec_clkctrl/,W3clock@c ti,clkctrldl4per2_clkctrl@/  8` x$<W3[clock@14 ti,clkctrldl4per3_clkctrl/0W3target-module@56000ti,sysc-omap2ti,sysc/``,`(revsyscsyss#  []bfck `dma-controller@0ti,omap4430-sdmati,omap-sdma/0   3target-module@5e000ti,sysc disabled  target-module@80000ti,sysc-omap2ti,sysc/revsyscsyss   [^bfck ocp2scp@0ti,omap-ocp2scp / phy@4000ti,dra7x-usb2ti,omap-usb2/@' [_^bwkupclkrefclkL8`3phy@5000 ti,dra7x-usb2-phy2ti,omap-usb2/P' t[a^ bwkupclkrefclkL8`3phy@4400 ti,omap-usb3/DHdL@phy_rxphy_txpll_ctrl' p[b^bwkupclksysclkrefclkL3target-module@90000ti,sysc-omap2ti,sysc/   revsyscsyss   [^bfck  ocp2scp@0ti,omap-ocp2scp / pciephy@4000ti,phy-pipe3-pcie/@Ddphy_rxphy_tx'cCc4[BCdd d e;bdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkL3pciephy@5000ti,phy-pipe3-pcie/PTdphy_rxphy_tx'c Cc4[BCdd d e;bdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkL disabled3phy@6000ti,phy-pipe3-sata/`ddh@phy_rxphy_txpll_ctrl' t[^hbsysclkrefclkN L disabled3htarget-module@a0000ti,sysc disabled  target-module@d9000ti,sysc-omap4-srti,sysc/ 8sysc [fbfck  target-module@dd000ti,sysc-omap4-srti,sysc/ 8sysc [fbfck  target-module@e0000ti,sysc disabled target-module@f4000ti,sysc-omap4ti,sysc/@@ revsysc  [ bfck @mailbox@0ti,omap4-mailbox/$^j| disabledtarget-module@f6000ti,sysc-omap2ti,sysc/```revsyscsyss   [ bfck `spinlock@0ti,omap4-hwspinlock/segment@100000simple-pm-bus  00  00@@PP``pp  00@@PP``pp  00@@PP``pp  00@@PP``pptarget-module@2000ti,sysc disabled  target-module@8000ti,sysc disabled target-module@40000ti,sysc-omap4ti,sysc/ revsysc g [^hbfck sata@0snps,dwc-ahci/ 1h sata-phy [^h disabledtarget-module@51000ti,sysc disabled target-module@53000ti,sysc disabled 0target-module@55000ti,sysc disabled Ptarget-module@57000ti,sysc disabled ptarget-module@59000ti,sysc disabled target-module@5b000ti,sysc disabled target-module@5d000ti,sysc disabled target-module@5f000ti,sysc disabled target-module@61000ti,sysc disabled target-module@63000ti,sysc disabled 0target-module@65000ti,sysc disabled Ptarget-module@67000ti,sysc disabled ptarget-module@69000ti,sysc disabled target-module@6b000ti,sysc disabled target-module@6d000ti,sysc disabled target-module@71000ti,sysc disabled target-module@73000ti,sysc disabled 0target-module@75000ti,sysc disabled Ptarget-module@77000ti,sysc disabled ptarget-module@79000ti,sysc disabled target-module@7b000ti,sysc disabled target-module@7d000ti,sysc disabled target-module@81000ti,sysc disabled target-module@83000ti,sysc disabled 0target-module@85000ti,sysc disabled Ptarget-module@87000ti,sysc disabled psegment@200000simple-pm-bus!!        !! ! 0!0@!@P!P""!!!!""@"@P"P`"`p"p""""## # 0#0@#@P#P`#`p#p!!target-module@0ti,sysc disabled target-module@a000ti,sysc disabled target-module@c000ti,sysc disabled target-module@e000ti,sysc disabled target-module@10000ti,sysc disabled target-module@12000ti,sysc disabled  target-module@14000ti,sysc disabled @target-module@18000ti,sysc disabled target-module@1a000ti,sysc disabled target-module@1c000ti,sysc disabled target-module@1e000ti,sysc disabled target-module@20000ti,sysc disabled target-module@24000ti,sysc disabled @target-module@26000ti,sysc disabled `target-module@2a000ti,sysc disabled target-module@2c000ti,sysc disabled target-module@2e000ti,sysc disabled target-module@30000ti,sysc disabled target-module@32000ti,sysc disabled  target-module@34000ti,sysc disabled @target-module@36000ti,sysc disabled `interconnect@4ae00000ti,dra7-l4-wkupsimple-pm-busi [jbfck/JJJ aplaia00JJJJsegment@0simple-pm-busl`` @@PPtarget-module@4000ti,sysc-omap2ti,sysc/@@ revsysc [j0bfck @counter@0ti,omap-counter32k/@target-module@6000ti,sysc-omap4ti,sysc/`rev ` prm@0ti,dra7-prmsimple-bus/0  0clocksclock-sys-clkin1@110W ti,mux-clock dsys_clkin1[klmnopq/X3clock@118 ti,clksel/Wclock@0/ ti,mux-clockdabe_dpll_sys_clk_mux[rW3sclock-abe-dpll-bypass-clk-mux@114W ti,mux-clockdabe_dpll_bypass_clk_mux[sT/3clock-abe-dpll-clk-mux@10cW ti,mux-clockdabe_dpll_clk_mux[sT/ 3clock-abe-24m@11cWti,divider-clock dabe_24m_fclk[/3\clock-aess@178Wti,divider-clock daess_fclk[t/x;3uclock-abe-giclk-div@174Wti,divider-clockdabe_giclk_div[u/t;clock-abe-lp-clk-div@1d8Wti,divider-clockdabe_lp_clk_div[/ 3clock-abe-sys-clk-div@120Wti,divider-clockdabe_sys_clk_div[/ ;clock-adc-gfclk-mux@1dcW ti,mux-clockdadc_gfclk_mux [rT/clock-sys-clk1-dclk-div@1c8Wti,divider-clockdsys_clk1_dclk_div[;@/3~clock-sys-clk2-dclk-div@1ccWti,divider-clockdsys_clk2_dclk_div[r;@/3clock-per-abe-x1-dclk-div@1bcWti,divider-clockdper_abe_x1_dclk_div[v;@/3clock@18c ti,clksel/Wclock@0/ti,divider-clock ddsp_gclk_div[%;@W3clock-gpu-dclk@1a0Wti,divider-clock dgpu_dclk[,;@/3clock-emif-phy-dclk-div@190Wti,divider-clockdemif_phy_dclk_div[w;@/3clock-gmac-250m-dclk-div@19cWti,divider-clockdgmac_250m_dclk_div[x;@/3yclock-gmac-mainWfixed-factor-clockdgmac_main_clk[y&13clock-l3init-480m-dclk-div@1acWti,divider-clockdl3init_480m_dclk_div[Q;@/3clock-usb-otg-dclk-div@184Wti,divider-clockdusb_otg_dclk_div[z;@/3clock-sata-dclk-div@1c0Wti,divider-clockdsata_dclk_div[;@/3clock-pcie2-dclk-div@1b8Wti,divider-clockdpcie2_dclk_div[{;@/3clock-pcie-dclk-div@1b4Wti,divider-clockdpcie_dclk_div[|;@/3clock-emu-dclk-div@194Wti,divider-clock demu_dclk_div[;@/3clock-secure-32k-dclk-div@1c4Wti,divider-clockdsecure_32k_dclk_div[};@/3clock-clkoutmux0-clk-mux@158W ti,mux-clockdclkoutmux0_clk_muxX[~y/Xclock-clkoutmux1-clk-mux@15cW ti,mux-clockdclkoutmux1_clk_muxX[~y/\clock-clkoutmux2-clk-mux@160W ti,mux-clockdclkoutmux2_clk_muxX[~y/`3Rclock-custefuse-sys-gfclk-divWfixed-factor-clockdcustefuse_sys_gfclk_div[&1clock-eve@180W ti,mux-clockdeve_clk[8;/clock-hdmi-dpll-clk-mux@164W ti,mux-clockdhdmi_dpll_clk_mux[r/dclock-mlb@134Wti,divider-clockdmlb_clk[;@/4clock-mlbp@130Wti,divider-clock dmlbp_clk[;@/0clock-per-abe-x1-gfclk2-div@138Wti,divider-clockdper_abe_x1_gfclk2_div[v;@/8clock-timer-sys-clk-div@144Wti,divider-clockdtimer_sys_clk_div[/D;3clock-video1-dpll-clk-mux@168W ti,mux-clockdvideo1_dpll_clk_mux[r/hclock-video2-dpll-clk-mux@16cW ti,mux-clockdvideo2_dpll_clk_mux[r/lclock-wkupaon-iclk-mux@108W ti,mux-clockdwkupaon_iclk_mux[/3Yclockdomainsclock@1800 ti,omap4-cm dwkupaon_cm/ clock@20 ti,clkctrldwkupaon_clkctrl/ lW3jprm@300"ti,dra7-prm-instti,omap-prm-inst/3prm@400"ti,dra7-prm-instti,omap-prm-inst/3prm@500"ti,dra7-prm-instti,omap-prm-inst/3prm@628"ti,dra7-prm-instti,omap-prm-inst/(3 prm@700"ti,dra7-prm-instti,omap-prm-inst/3prm@f00"ti,dra7-prm-instti,omap-prm-inst/3prm@1000"ti,dra7-prm-instti,omap-prm-inst/prm@1100"ti,dra7-prm-instti,omap-prm-inst/prm@1200"ti,dra7-prm-instti,omap-prm-inst/prm@1300"ti,dra7-prm-instti,omap-prm-inst/3gprm@1400"ti,dra7-prm-instti,omap-prm-inst/3prm@1600"ti,dra7-prm-instti,omap-prm-inst/prm@1724"ti,dra7-prm-instti,omap-prm-inst/$3iprm@1b00"ti,dra7-prm-instti,omap-prm-inst/@prm@1b40"ti,dra7-prm-instti,omap-prm-inst/@@prm@1b80"ti,dra7-prm-instti,omap-prm-inst/@prm@1bc0"ti,dra7-prm-instti,omap-prm-inst/@prm@1c00"ti,dra7-prm-instti,omap-prm-inst/`prm@1c60"ti,dra7-prm-instti,omap-prm-inst/` prm@1c80"ti,dra7-prm-instti,omap-prm-inst/3target-module@c000ti,sysc-omap4ti,sysc/rev scm_conf@0syscon/3segment@10000simple-pm-bus`@@PPtarget-module@0ti,sysc-omap2ti,sysc/revsyscsyss [jj bfckdbclk gpio@0ti,omap4-gpio/  target-module@4000ti,sysc-omap2ti,sysc/@@@revsyscsyss"  [jbfck @wdt@0 ti,omap3-wdt/ Ktarget-module@8000ti,sysc-omap4-timerti,sysc/ revsysc [j bfck timer@0ti,omap5430-timer/ [j bfck  j Ttarget-module@c000ti,sysc disabled segment@20000simple-pm-bus``  00pptarget-module@0ti,sysc-omap4-timerti,sysc/ revsysc [j(bfck timer@0ti,omap5430-timer/ Z(target-module@2000ti,sysc disabled  target-module@6000ti,sysc disabledH`p (*0target-module@b000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [j`bfck serial@0ti,dra742-uart/ l disabledtarget-module@f000ti,sysc disabled segment@30000simple-pm-bus   00@@PP``pptarget-module@1000ti,sysc disabled target-module@3000ti,sysc disabled 0target-module@5000ti,sysc disabled Ptarget-module@7000ti,sysc disabled ptarget-module@9000ti,sysc disabled target-module@c000ti,sysc-omap4ti,sysc/ rev [jhbfck  can@0ti,dra7-d_can/  8 X  [jhokayGdefaultsleepactiveU_iinterconnect@48000000ti,dra7-l4-per1simple-pm-bus [bfck0/HHHHHHaplaia0ia1ia2ia3H H segment@0simple-pm-bus  00@@PP``ppPP``pp  0000@@  0 0``pp          @ @ ` ` @   ``pp @ @ P P        P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [(bfck serial@0ti,dra742-uart/ El disableds56xtxrxtarget-module@32000ti,sysc-omap4-timerti,sysc/   revsysc [bfck  timer@0ti,omap5430-timer/[bfcktimer_sys_ck !target-module@34000ti,sysc-omap4-timerti,sysc/@@ revsysc [bfck @timer@0ti,omap5430-timer/[bfcktimer_sys_ck "3target-module@36000ti,sysc-omap4-timerti,sysc/`` revsysc [ bfck `timer@0ti,omap5430-timer/[ bfcktimer_sys_ck #3target-module@3e000ti,sysc-omap4-timerti,sysc/ revsysc [(bfck timer@0ti,omap5430-timer/[(bfcktimer_sys_ck (3target-module@51000ti,sysc-omap2ti,sysc/revsyscsyss [ bfckdbclk gpio@0ti,omap4-gpio/  3target-module@53000ti,sysc-omap2ti,sysc/001revsyscsyss [ bfckdbclk 0gpio@0ti,omap4-gpio/ t target-module@55000ti,sysc-omap2ti,sysc/PPQrevsyscsyss [88 bfckdbclk Pgpio@0ti,omap4-gpio/  target-module@57000ti,sysc-omap2ti,sysc/ppqrevsyscsyss [@@ bfckdbclk pgpio@0ti,omap4-gpio/  target-module@59000ti,sysc-omap2ti,sysc/revsyscsyss [HH bfckdbclk gpio@0ti,omap4-gpio/  target-module@5b000ti,sysc-omap2ti,sysc/revsyscsyss [PP bfckdbclk gpio@0ti,omap4-gpio/  3target-module@5d000ti,sysc-omap2ti,sysc/revsyscsyss [XX bfckdbclk gpio@0ti,omap4-gpio/  3target-module@60000ti,sysc-omap2ti,sysc/revsyscsyss  [bfck i2c@0 ti,omap4-i2c/ 8 disabledtarget-module@66000ti,sysc-omap2ti,sysc/`P`T`Xrevsyscsyss  [Hbfck `serial@0ti,dra742-uart/ dl disableds?@xtxrxtarget-module@68000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [0bfck serial@0ti,dra742-uart/ el disabledsOPxtxrxtarget-module@6a000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [bfck serial@0ti,dra742-uart/Clokays12xtxrxtarget-module@6c000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [ bfck serial@0ti,dra742-uart/ Dl disableds34xtxrxtarget-module@6e000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [0bfck serial@0ti,dra742-uart/ Al disableds78xtxrxtarget-module@70000ti,sysc-omap2ti,sysc/revsyscsyss  [xbfck i2c@0 ti,omap4-i2c/ 3okaygpio@20 nxp,pcf8575/  &3gpio@21 nxp,pcf8575/! &3tlv320aic3106@19ti,tlv320aic3106/(okay3 lp8733@60 ti,lp8733/`'regulatorsbuck0  lp8733-buck0 P46Jbuck1  lp8733-buck1 P4J6ldo0  lp8733-ldo02Z42ZJ6ldo1  lp8733-ldo12Z42Z6J3`lp8732@61 ti,lp8732/a'regulatorsbuck0  lp8732-buck0w@4w@6J3buck1  lp8732-buck1p4pJ6ldo0  lp8732-ldo0w@4w@J63ldo1  lp8732-ldo1w@4w@6J3target-module@72000ti,sysc-omap2ti,sysc/   revsyscsyss  [bfck  i2c@0 ti,omap4-i2c/ 4 disabledtarget-module@78000ti,sysc-omap2ti,sysc/revsyscsyss  [0bfck elm@0ti,am3352-elm/ okay3target-module@7a000ti,sysc-omap2ti,sysc/revsyscsyss  [bfck i2c@0 ti,omap4-i2c/ 9 disabledtarget-module@7c000ti,sysc-omap2ti,sysc/revsyscsyss  [(bfck i2c@0 ti,omap4-i2c/ 7okaypcf8575@26 nxp,pcf8575/&+3hdmi-audio-hog\ek vvin6_sel_s0hdmi-i2c-disable-hog\evpm_oe_nov5640@3c ovti,ov5640/<[bxclkportendpoint3target-module@86000ti,sysc-omap4-timerti,sysc/`` revsysc [bfck `timer@0ti,omap5430-timer/[bfcktimer_sys_ck )3target-module@88000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck *3target-module@90000ti,sysc-omap2ti,sysc/   revsysc [ bfck  rng@0 ti,omap4-rng/  /[bfcktarget-module@98000ti,sysc-omap4ti,sysc/   revsysc [bfck  spi@0ti,omap4-mcspi/ <@s#$%&'()* xtx0rx0tx1rx1tx2rx2tx3rx3 disabledtarget-module@9a000ti,sysc-omap4ti,sysc/   revsysc [bfck  spi@0ti,omap4-mcspi/ = s+,-.xtx0rx0tx1rx1 disabledtarget-module@9c000ti,sysc-omap4ti,sysc/   revsysc [^bfck  mmc@0ti,dra7-sdhci/ Nokay q*Gdefaulthssdr12sdr25sdr50ddr50sdr104U  _i)3=target-module@a2000ti,sysc disabled  target-module@a4000ti,sysc disabled @ Ptarget-module@a5000ti,sysc-omap2ti,sysc/ P0 P4 P8revsyscsyss  [bfck  Pdes@0 ti,omap4-des/ Msutxtxrx[bfcktarget-module@a8000ti,sysc disabled  @target-module@ad000ti,sysc-omap4ti,sysc/   revsysc [bfck  mmc@0ti,dra7-sdhci/ Y disabledАJ@target-module@b2000ti,sysc-omap2ti,sysc/   revsyscsyss  [`bfck  1w@0 ti,omap3-1w/ 5target-module@b4000ti,sysc-omap4ti,sysc/ @ @ revsysc [^bfck  @mmc@0ti,dra7-sdhci/ Qokay qJZGdefaulthsddr_1_8vhs200_1_8vUi_i=target-module@b8000ti,sysc-omap4ti,sysc/   revsysc [bfck  spi@0ti,omap4-mcspi/ Vsxtx0rx0 disabledtarget-module@ba000ti,sysc-omap4ti,sysc/   revsysc [bfck  spi@0ti,omap4-mcspi/ +sFGxtx0rx0 disabledtarget-module@d1000ti,sysc-omap4ti,sysc/   revsysc [bfck  mmc@0ti,dra7-sdhci/ [okay qJ@=wiGdefaulthssdr12sdr25U_iwifi@2 ti,wl1835/&target-module@d5000ti,sysc disabled  Psegment@200000simple-pm-bustarget-module@48210000ti,sysc-omap4-simpleti,sysc [bfck H!mpu ti,omap5-mpuinterconnect@48400000ti,dra7-l4-per2simple-pm-bus [[bfck(/H@H@H@H@H@aplaia0ia1ia2lH@@EE@EE@FF@HC`HC`@HCHC@HDHD@HEHE@HE@HE@@segment@0simple-pm-busT@@@   @@ ``  ``pp     00   @@ `` @@PP   00@@PP``pp EE@EE@FF@HC`HC`@HCHC@HDHD@HEHE@HE@HE@@target-module@20000ti,sysc-omap2ti,sysc/PTXrevsyscsyss  [[bfck serial@0ti,dra742-uart/ l disabledtarget-module@22000ti,sysc-omap2ti,sysc/ P T Xrevsyscsyss  [[bfck  serial@0ti,dra742-uart/ l disabledtarget-module@24000ti,sysc-omap2ti,sysc/@P@T@Xrevsyscsyss  [[bfck @serial@0ti,dra742-uart/ l disabledtarget-module@2c000ti,sysc disabled target-module@36000ti,sysc disabled `target-module@3a000ti,sysc disabled target-module@3c000ti,sysc-omap4ti,sysc/rev [bfck atl@0 ti,dra7-atl/ [bfckokaysrv @V"atl2target-module@3e000ti,sysc-omap4ti,sysc/ revsysc  [[bfck epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 disabled pwm@100ti,dra746-ecapti,am3352-ecap/[bfck disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm/[ btbclkfck disabledtarget-module@40000ti,sysc-omap4ti,sysc/ revsysc  [[bfck epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 disabled pwm@100ti,dra746-ecapti,am3352-ecap/[bfck disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm/[ btbclkfck disabledtarget-module@42000ti,sysc-omap4ti,sysc/   revsysc  [[bfck  epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 disabled pwm@100ti,dra746-ecapti,am3352-ecap/[bfck disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm/[ btbclkfck disabledtarget-module@46000ti,sysc disabled `target-module@48000ti,sysc disabled target-module@4a000ti,sysc disabled target-module@4c000ti,sysc disabled target-module@50000ti,sysc disabled target-module@54000ti,sysc disabled @target-module@58000ti,sysc disabled  target-module@5b000ti,sysc disabled target-module@5d000ti,sysc disabled target-module@60000ti,sysc-dra7-mcaspti,sysc/ revsysc $[bfckahclkxahclkr EE@mcasp@0ti,dra7-mcasp-audio/ Empudathgtxrxsxtxrx$[bfckahclkxahclkr disabledtarget-module@64000ti,sysc-dra7-mcaspti,sysc/@@ revsysc $[[T[T[Tbfckahclkxahclkr@ EE@mcasp@0ti,dra7-mcasp-audio/ Empudattxrxsxtxrx$[[T[Tbfckahclkxahclkr disabledtarget-module@68000ti,sysc-dra7-mcaspti,sysc/ revsysc [[\[\ bfckahclkx FF@mcasp@0ti,dra7-mcasp-audio/ Fmpudattxrxsxtxrx[[\[\ bfckahclkxokay [\  3 target-module@6c000ti,sysc-dra7-mcaspti,sysc/ revsysc [[[ bfckahclkx HC`HC`@mcasp@0ti,dra7-mcasp-audio/ HC`mpudattxrxsxtxrx[[[ bfckahclkx disabledtarget-module@70000ti,sysc-dra7-mcaspti,sysc/ revsysc [[l[l bfckahclkx HCHC@mcasp@0ti,dra7-mcasp-audio/ HCmpudattxrxsxtxrx[[l[l bfckahclkx disabledtarget-module@74000ti,sysc-dra7-mcaspti,sysc/@@ revsysc [[[ bfckahclkx@ HDHD@mcasp@0ti,dra7-mcasp-audio/ HDmpudattxrxsxtxrx[[[ bfckahclkx disabledtarget-module@78000ti,sysc-dra7-mcaspti,sysc/ revsysc [[[ bfckahclkx HEHE@mcasp@0ti,dra7-mcasp-audio/ HEmpudattxrxsxtxrx[[[ bfckahclkx disabledtarget-module@7c000ti,sysc-dra7-mcaspti,sysc/ revsysc [[[ bfckahclkx HE@HE@@mcasp@0ti,dra7-mcasp-audio/ HE@mpudattxrxsxtxrx[[[ bfckahclkx disabledtarget-module@80000ti,sysc-omap4ti,sysc/ rev [[bfck  can@0ti,dra7-d_can/  8 X [ disabledtarget-module@84000ti,sysc-omap4-simpleti,sysc/RRRrevsyscsyss  [bfck @@switch@0#ti,dra7-cpsw-switchti,cpsw-switch/@ @[bfck okay0NOPQrx_threshrxtxmisc$   ethernet-portsport@1/port1& 1rgmii-id:port@2/port2& 1rgmii-id:mdio@1000ti,cpsw-mdioti,davinci_mdio[bfckLB@/ethernet-phy@2/Uj3ethernet-phy@3/Uj3cpts [bcptstarget-module@5b000ti,sysc-omap4ti,sysc/ revsysc [bfck cal@0 ti,dra72-cal/@ @"cal_topcal_rx_core0cal_rx_core1 w portsport@0/endpoint3port@1/interconnect@48800000ti,dra7-l4-per3simple-pm-bus [bfck(/HHHHHaplaia0ia1ia2 H segment@0simple-pm-bus  00@@PP``pp  00@@PP``pp  00@@PP``pp@@PP  00``pp @@PP  00target-module@2000ti,sysc-omap4ti,sysc/   revsysc  [ bfck  mailbox@0ti,omap4-mailbox/0{|}~^j|  disabledtarget-module@4000ti,sysc disabled @target-module@a000ti,sysc disabled target-module@10000ti,sysc disabled target-module@16000ti,sysc disabled `target-module@1c000ti,sysc disabled target-module@1e000ti,sysc disabled target-module@20000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck $3target-module@22000ti,sysc-omap4-timerti,sysc/   revsysc [bfck  timer@0ti,omap5430-timer/[bfcktimer_sys_ck %target-module@24000ti,sysc-omap4-timerti,sysc/@@ revsysc [bfck @timer@0ti,omap5430-timer/[bfcktimer_sys_ck &3target-module@26000ti,sysc-omap4-timerti,sysc/`` revsysc [ bfck `timer@0ti,omap5430-timer/[ bfcktimer_sys_ck '3target-module@28000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck Starget-module@2a000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck Ttarget-module@2c000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck U target-module@2e000ti,sysc-omap4-timerti,sysc/ revsysc [bfck timer@0ti,omap5430-timer/[bfcktimer_sys_ck V target-module@38000ti,sysc-omap4-simpleti,sysc/tx revsysc [$bfck  disabledrtc@0ti,am3352-rtc/[T disabledtarget-module@3a000ti,sysc-omap4ti,sysc/ revsysc  [ (bfck mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@3c000ti,sysc-omap4ti,sysc/ revsysc  [ 0bfck mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@3e000ti,sysc-omap4ti,sysc/ revsysc  [ 8bfck mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@40000ti,sysc-omap4ti,sysc/ revsysc  [ @bfck mailbox@0ti,omap4-mailbox/0^j| okay3mbox-ipu1-ipc3x  okay3mbox-dsp1-ipc3x  okay3target-module@42000ti,sysc-omap4ti,sysc/   revsysc  [ Hbfck  mailbox@0ti,omap4-mailbox/0^j| okay3mbox-ipu2-ipc3x  okay3target-module@44000ti,sysc-omap4ti,sysc/@@ revsysc  [ Pbfck @mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@46000ti,sysc-omap4ti,sysc/`` revsysc  [ Xbfck `mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@48000ti,sysc disabled target-module@4a000ti,sysc disabled target-module@4c000ti,sysc disabled target-module@4e000ti,sysc disabled target-module@50000ti,sysc disabled target-module@52000ti,sysc disabled  target-module@54000ti,sysc disabled @target-module@56000ti,sysc disabled `target-module@58000ti,sysc disabled target-module@5a000ti,sysc disabled target-module@5c000ti,sysc disabled target-module@5e000ti,sysc-omap4ti,sysc/ revsysc  [ `bfck mailbox@0ti,omap4-mailbox/0    ^j|  disabledtarget-module@60000ti,sysc-omap4ti,sysc/ revsysc  [ hbfck mailbox@0ti,omap4-mailbox/0 ^j|  disabledtarget-module@62000ti,sysc-omap4ti,sysc/   revsysc  [ pbfck  mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@64000ti,sysc-omap4ti,sysc/@@ revsysc  [ xbfck @mailbox@0ti,omap4-mailbox/0^j|  disabledtarget-module@80000ti,sysc-omap4ti,sysc/ revsysc [^bfck omap_dwc3_1@0ti,dwc3/ H  usb@10000 snps,dwc3/p$GGHperipheralhostotgusb2-phyusb3-phy super-speed otg  9 target-module@c0000ti,sysc-omap4ti,sysc/   revsysc [^ bfck  omap_dwc3_2@0ti,dwc3/ W  usb@10000 snps,dwc3/p$IIWperipheralhostotg usb2-phy high-speed host  9 R target-module@100000ti,sysc-omap4ti,sysc/ revsysc [^(bfck omap_dwc3_3@0ti,dwc3/ X  disabledusb@10000 snps,dwc3/p$XXXperipheralhostotg high-speed otg  9target-module@170000ti,sysc-omap4ti,sysc/sysc   [bfck  disabledtarget-module@190000ti,sysc-omap4ti,sysc/sysc   [bfck  disabledtarget-module@1b0000ti,sysc-omap4ti,sysc/ revsysc   [bfck  disabledtarget-module@1d0010ti,sysc-omap4ti,sysc/sysc  [bfck vpe@0 ti,dra7-vpe / Wvpe_topsccscvpdma btarget-module@51000000ti,sysc-omap4ti,syscg og vrstctrl$[dd d bfckphy-clkphy-clk-divQQ0 pcie@51000000/Q Q L rc_dbicsti_confconfig;pci0݁0 00    pcie-phy0 c `  okayti,dra726-pcie-rcti,dra7-pcieinterrupt-controller 3pcie_ep@51000000 /Q(Q LQ(&ep_dbicsti_confep_dbics2addr_space     pcie-phy0  c disabled"ti,dra726-pcie-epti,dra7-pcie-eptarget-module@51800000ti,sysc-omap4ti,sysc$[dd d bfckphy-clkphy-clk-divg og vrstctrlQQ00 disabledpcie@51800000/Q Q L rc_dbicsti_confconfigcd;pci0݁0000    pcie-phy0 `  ti,dra726-pcie-rcti,dra7-pcieinterrupt-controller 3ocmcram@40300000 mmio-sram/@0 @0sram-hs@0ti,secure-ram/ocmcram@40400000 disabled mmio-sram/@@ @@ocmcram@40500000 disabled mmio-sram/@P @Pbandgap@4a0021e00/J! J#, J#,J# M< `< s  2  ( ( P P P   ! 8partition@0 NAND.SPL/partition@1NAND.SPL.backup1/partition@2NAND.SPL.backup2/partition@3NAND.SPL.backup3/partition@4NAND.u-boot-spl-os/partition@5 NAND.u-boot/ partition@6NAND.u-boot-env/partition@7NAND.u-boot-env.backup1/partition@8 NAND.kernel/ partition@9NAND.file-system/`target-module@56000000ti,sysc-omap4ti,sysc/VV revsysc  [bfck Vgpu@0!ti,am5728-gpuimg,powervr-sgx544/ crossbar@4a002a48ti,irq-crossbar/J*H0 &  P \ t   3target-module@58000000ti,sysc-omap2ti,sysc/XX revsyss 0[ bfckhdmi_clksys_clktv_clk Xdss@0 ti,dra7-dssokay 8 /@TC dsspll1_clkctrlpll1[ bfckvideo1_clk target-module@1000ti,sysc-omap2ti,sysc/revsyscsyss    [bfck dispc@0ti,dra7-dispc/  [bfck 4target-module@40000ti,sysc-omap4ti,sysc/ revsysc[  bfckdss_clk encoder@0 ti,dra7-hdmi /wppllphycore `okay[  bfcksys_clksL xaudio_tx portendpoint3 target-module@59000000ti,sysc-omap4ti,sysc/Y rev [bfck Ygpu@0 vivante,gc/ x [bcoretarget-module@4b500000ti,sysc-omap2ti,sysc/KPKPKPrevsyscsyss  [bfck KPaes@0 ti,omap4-aes/ Psonxtxrx[bfcktarget-module@4b700000ti,sysc-omap2ti,sysc/KpKpKprevsyscsyss  [bfck Kpaes@0 ti,omap4-aes/ ;srqxtxrx[bfcktarget-module@4b101000ti,sysc-omap3-shamti,sysc/KKKrevsyscsyss   [(bfck Ksham@0ti,omap5-sham/ . swxrx[bfcktarget-module@42701000ti,sysc-omap3-shamti,sysc/BpBpBprevsyscsyss   [Xbfck Bpsham@0ti,omap5-sham/  sxrx[bfcktarget-module@5a000000ti,sysc-omap4ti,sysc/ZZ revsysc   o vrstctrl [bfckZZ[[iva ti,ivahdopp-supply@4a003b20ti,omap5-opp-supply/J;  ,@v `thermal-zonescpu_thermal -=tripscpu_alertJVBpassive3cpu_critJV Bcriticalcooling-mapsmap0a fgpu_thermal -=tripsgpu_critJV Bcriticalcore_thermal -=tripscore_critJV Bcriticaldspeve_thermal -=tripsdspeve_critJV Bcriticaliva_thermal -=tripsiva_critJV Bcriticalpmuarm,cortex-a15-pmu&  fixedregulator-evm12v0regulator-fixed  evm_12v046J3fixedregulator-evm5v0regulator-fixed evm_5v0LK@4LK@u6J3fixedregulator-evm_3v6regulator-fixed evm_3v6646u6J3fixedregulator-vsys3v3regulator-fixed  vsys_3v32Z42Zu6J3fixedregulator-evm_3v3regulator-fixed evm_3v32Z42Zu6J3fixedregulator-aic_dvddregulator-fixed  aic_dvdduw@4w@3fixedregulator-sdregulator-fixed  evm_3v3_sd2Z42Zu 3extcon_usb1linux,extcon-usb-gpio  3extcon_usb2linux,extcon-usb-gpio  3connectorhdmi-connectorhdmiBaportendpoint3 encoder ti,tpd12s015$e portsport@0/endpoint 3port@1/endpoint 3sound0simple-audio-card DRA7xx-EVMHHeadphoneHeadphone JackLineLine OutMicrophoneMic JackLineLine InHeadphone JackHPLOUTHeadphone JackHPROUTLine OutLLOUTLine OutRLOUTMIC3LMic JackMIC3RMic JackMic JackMic BiasLINE1LLine InLINE1RLine Indsp_b 2 Qsimple-audio-card,cpuv V"3 simple-audio-card,codecv [fixedregulator-mmcwlregulator-fixed  vmmcwl_fixedw@4w@ 3clock fixed-clockWn63memory;memory/reserved-memoryipu2-memory@95800000shared-dma-pool/okay3dsp1-memory@99000000shared-dma-pool/okay3ipu1-memory@9d000000shared-dma-pool/okay3gpio-regulator-TPS74801regulator-gpio vddshv8w@42ZJu e w@2Z3fixedregulator-evm_1v8regulator-fixed evm_1v8w@4w@u6J3gpio-poweroffgpio-poweroff e #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0rproc0rproc1rproc2display0statusinterruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latency#cooling-cellsvbb-supplysysconopp-hzopp-microvoltopp-supported-hwopp-suspendpower-domainsrangesdma-rangesinterrupts-extendedreg-namesregulator-nameregulator-min-microvoltregulator-max-microvolt#phy-cells#clock-cellsclock-output-namesti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,sysc-maskti,sysc-midleti,sysc-sidleti,syss-maskdma-channelssyscon-phy-powerphy-supplysyscon-pcssyscon-pllreset#mbox-cellsti,mbox-num-usersti,mbox-num-fifos#hwlock-cellsphysphy-namesports-implemented#power-domain-cells#reset-cellsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonti,timer-securesyscon-raminitpinctrl-namespinctrl-0pinctrl-1pinctrl-2dmasdma-nameslines-initial-states#sound-dai-cellsadc-settle-msai3x-micbias-vgAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplybuck0-in-supplybuck1-in-supplyldo0-in-supplyldo1-in-supplyregulator-always-onregulator-boot-ongpio-hoggpiosoutput-lowline-nameoutput-highremote-endpointclock-lanesdata-lanesti,spi-num-cspbias-supplymax-frequencymmc-ddr-1_8vmmc-ddr-3_3vvmmc-supplybus-widthcd-gpiospinctrl-3pinctrl-4pinctrl-5pinctrl-6vqmmc-supplysdhci-caps-maskmmc-hs200-1_8vnon-removablecap-power-off-cardkeep-power-in-suspendti,provided-clocksbwsaws#pwm-cellsinterrupt-namesop-modetdm-slotsserial-dirtx-num-evtrx-num-evtmode-gpioslabelmac-addressphy-handlephy-modeti,dual-emac-pvidbus_freqti,rx-internal-delayti,tx-internal-delayti,fifo-depthti,min-output-impedanceti,dp83867-rxctrl-strap-quirkti,camerrx-controlti,timer-pwmti,mbox-txti,mbox-rxutmi-modeextconmaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirksnps,dis_metastability_quirkresetsreset-namesbus-rangenum-laneslinux,pci-domainti,syscon-lane-selinterrupt-map-maskinterrupt-mapti,syscon-unaligned-accessnum-ib-windowsnum-ob-windows#thermal-sensor-cellspinctrl-pin-arrayti,tptcsiommusfirmware-namemboxesti,timersti,watchdog-timersmemory-regionti,bootreg#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infosyscon-chipselectsspi-max-frequencyspi-tx-bus-widthspi-rx-bus-widthgpmc,num-csgpmc,num-waitpinsrb-gpiosti,nand-xfer-typeti,nand-ecc-optti,elm-idnand-bus-widthgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,wr-access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapsyscon-pll-ctrlvdda_video-supplysyscon-polti,efuse-settingsti,absolute-max-voltage-uvpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyenable-active-highgpioid-gpiosvbus-gpiossimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daisystem-clock-frequencyreusableinput