8(( Kgoogle,veyron-brain-rev0google,veyron-braingoogle,veyronrockchip,rk3288& 7Google Brainaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000/i2c@ff140000/i2c@ff660000/i2c@ff150000/i2c@ff160000/i2c@ff170000/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12 ';JQrk wcpu@501cpuarm,cortex-a12 ';JQrwcpu@502cpuarm,cortex-a12 ';JQrwcpu@503cpuarm,cortex-a12 ';JQrwopp-table-0operating-points-v2wopp-126000000 @opp-216000000  opp-408000000Q opp-600000000#F opp-696000000)|~opp-8160000000,B@opp-1008000000<opp-1200000000Gopp-1416000000TfrOopp-1512000000ZJopp-1608000000_" opp-1704000000epopp-1800000000kI\reserved-memorydma-unusable@fe000000oscillator fixed-clockn6xin24mw timerarm,armv7-timer0   n6 timer@ff810000rockchip,rk3288-timer  H Ja  "pclktimerdisplay-subsystemrockchip,display-subsystem. mmc@ff0c0000rockchip,rk3288-dw-mshc4р JDrv"biuciuciu-driveciu-sampleB  @ Mreset Ydisabledmmc@ff0d0000rockchip,rk3288-dw-mshc4р JEsw"biuciuciu-driveciu-sampleB ! @ MresetYokay`j{ default mmc@ff0e0000rockchip,rk3288-dw-mshc4р JFtx"biuciuciu-driveciu-sampleB "@ Mreset Ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshc4р JGuy"biuciuciu-driveciu-sampleB #@ MresetYokay`/MXdefault saradc@ff100000rockchip,saradc $gJI["saradcapb_pclk W Msaradc-apb Ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiJAR"spiclkapb_pclky  ~txrx ,default Ydisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiJBS"spiclkapb_pclky ~txrx -default Ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiJCT"spiclkapb_pclky~txrx .default !"#Yokay flash@0jedec,spi-nori2c@ff140000rockchip,rk3288-i2c >"i2cJMdefault$Yokay2dtpm@20infineon,slb9645tt i2c@ff150000rockchip,rk3288-i2c ?"i2cJOdefault% Ydisabledi2c@ff160000rockchip,rk3288-i2c @"i2cJPdefault&Yokay2,i2c@ff170000rockchip,rk3288-i2c A"i2cJQdefault' Ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7JMU"baudclkapb_pclky~txrxdefault ()*Yokaybluetoothdefault +,-brcm,bcm43540-bt  . . ,.@-Jserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8JNV"baudclkapb_pclky~txrxdefault/Yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9JOW"baudclkapb_pclkdefault0Yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :JPX"baudclkapb_pclky~txrxdefault1 Ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;JQY"baudclkapb_pclky  ~txrxdefault2 Ydisableddma-controller@ff250000arm,pl330arm,primecell%@alJ "apb_pclkwthermal-zonesreserve-thermal3cpu-thermald3tripscpu_alert0ppassivew4cpu_alert1$passivew5cpu_crit criticalcooling-mapsmap040map150gpu-thermald3tripsgpu_alert04passivew6gpu_crit criticalcooling-mapsmap06 7tsadc@ff280000rockchip,rk3288-tsadc( %JHZ"tsadcapb_pclk  Mtsadc-apbinitdefaultsleep898':4HYokayKbw3ethernet@ff290000rockchip,rk3288-gmac)}macirqeth_wake_irq':8Jfgc]M"stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B Mstmmaceth Ydisabledusb@ff500000 generic-ehciP J;usbYokayusb@ff520000 generic-ohciR )J;usb Ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T J"otghost< usb2-phyYokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X J"otghost @@ = usb2-phyYokayz(=usb@ff5c0000 generic-ehci\ J Ydisableddma-controller@ff600000arm,pl330arm,primecell`@alJ "apb_pclk Ydisabledi2c@ff650000rockchip,rk3288-i2ce <"i2cJLdefault>Yokay2dpmic@1brockchip,rk808xin32kwifibt_32kin&?default @AB?`nzCD DwregulatorsDCDC_REG1vdd_arm q' ?qw regulator-state-memTDCDC_REG2vdd_gpu 5'?qwvregulator-state-memTDCDC_REG3 vcc135_ddrregulator-state-memmDCDC_REG4vcc_18w@'w@wregulator-state-memmw@LDO_REG3vdd_10B@'B@regulator-state-memmB@LDO_REG7 vdd10_lcdB@'B@regulator-state-memTSWITCH_REG1 vcc33_lcdwXregulator-state-memTSWITCH_REG2 vcc18_hdmii2c@ff660000rockchip,rk3288-i2cf ="i2cJNdefaultEYokay2 pwm@ff680000rockchip,rk3288-pwmhdefaultFJ_ Ydisabledpwm@ff680010rockchip,rk3288-pwmhdefaultGJ_Yokaywpwm@ff680020rockchip,rk3288-pwmh defaultHJ_ Ydisabledpwm@ff680030rockchip,rk3288-pwmh0defaultIJ_ Ydisabledsram@ff700000 mmio-sramppsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdswpower-controller!rockchip,rk3288-power-controllerw\power-domain@9 Jchgfdehilkj$JKLMNOPQRpower-domain@11 JopSTpower-domain@12 JUpower-domain@13 JVWreboot-modesyscon-reboot-modeRBRBRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvJ "xin24m':#Hjk$0#gׄeрxhрxhwsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdww:edp-phyrockchip,rk3288-dp-phyJh"24mE Ydisabledwlio-domains"rockchip,rk3288-io-voltage-domainYokayPCZesCCXusbphyrockchip,rk3288-usb-phyYokayusb-phy@320E J]"phyclk  Mphy-resetw=usb-phy@334E4J^"phyclk  Mphy-resetw;usb-phy@348EHJ_"phyclk  Mphy-resetw<watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtJp OYokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifJT "mclkhclkyY~tx 6defaultZ': Ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5JR"i2s_clki2s_hclkyYY~txrxdefault[ Ydisabledcrypto@ff8a0000rockchip,rk3288-crypto@ 0 J}"aclkhclksclkapb_pclk  Mcrypto-rstiommu@ff900800rockchip,iommu@ J "aclkiface Ydisablediommu@ff914000rockchip,iommu @P J "aclkiface Ydisabledrga@ff920000rockchip,rk3288-rga Jj"aclkhclksclk \  ilm Mcoreaxiahbvop@ff930000rockchip,rk3288-vop  J"aclk_vopdclk_vophclk_vop \  def Maxiahbdclk %]Yokayportw endpoint@0 ,^wqendpoint@1 ,_wmendpoint@2 ,`wgendpoint@3 ,awjiommu@ff930300rockchip,iommu J "aclkiface \ Yokayw]vop@ff940000rockchip,rk3288-vop  J"aclk_vopdclk_vophclk_vop \   Maxiahbdclk %b Ydisabledportw endpoint@0 ,cwrendpoint@1 ,dwnendpoint@2 ,ewhendpoint@3 ,fwkiommu@ff940300rockchip,iommu J "aclkiface \  Ydisabledwbdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ J~d "refpclk \ ': Ydisabledportsport@0endpoint@0 ,gw`endpoint@1 ,hweport@1lvds@ff96c000rockchip,rk3288-lvds@Jg "pclk_lvdslcdci \ ': Ydisabledportsport@0endpoint@0 ,jwaendpoint@1 ,kwfport@1dp@ff970000rockchip,rk3288-dp@ bh( Jic"dppclkldp \  oMdp': Ydisabledportsport@0endpoint@0 ,mw_endpoint@1 ,nwdport@1hdmi@ff980000rockchip,rk3288-dw-hdmi gJhmn"iahbisfrcec \ ':Yokaydefaultunwedgeopportsport@0endpoint@0 ,qw^endpoint@1 ,rwcport@1video-codec@ff9a0000rockchip,rk3288-vpu   }vepuvdpuJ "aclkhclk %s \ iommu@ff9a0800rockchip,iommu J "aclkiface \ wsvideo-codec@ff9c0000rockchip,rk3288-vdec@  Jop"axiahbcabaccore op0ׄ %t \ iommu@ff9c0440rockchip,iommu @@@ oJ "aclkiface \ wtgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760$ }jobmmugpuJ'u; \ Yokay <vw7opp-table-1operating-points-v2wuopp-100000000~opp-200000000 ~opp-300000000B@opp-400000000ׄopp-600000000#Fqos@ffaa0000rockchip,rk3288-qossyscon wVqos@ffaa0080rockchip,rk3288-qossyscon wWqos@ffad0000rockchip,rk3288-qossyscon wKqos@ffad0100rockchip,rk3288-qossyscon wLqos@ffad0180rockchip,rk3288-qossyscon wMqos@ffad0400rockchip,rk3288-qossyscon wNqos@ffad0480rockchip,rk3288-qossyscon wOqos@ffad0500rockchip,rk3288-qossyscon wJqos@ffad0800rockchip,rk3288-qossyscon wPqos@ffad0880rockchip,rk3288-qossyscon wQqos@ffad0900rockchip,rk3288-qossyscon wRqos@ffae0000rockchip,rk3288-qossyscon wUqos@ffaf0000rockchip,rk3288-qossyscon wSqos@ffaf0080rockchip,rk3288-qossyscon wTdma-controller@ffb20000arm,pl330arm,primecell@alJ "apb_pclkwYefuse@ffb40000rockchip,rk3288-efuse Jq "pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400 H ]@ @ `   wpinctrlrockchip,rk3288-pinctrl':default wxygpio@ff750000rockchip,gpio-banku QJ@ n ~ H ]w?gpio@ff780000rockchip,gpio-bankx RJA n ~ H ]gpio@ff790000rockchip,gpio-banky SJB n ~ H ]wgpio@ff7a0000rockchip,gpio-bankz TJC n ~ H ]gpio@ff7b0000rockchip,gpio-bank{ UJD n ~ H ]w.gpio@ff7c0000rockchip,gpio-bank| VJE n ~ H ]gpio@ff7d0000rockchip,gpio-bank} WJF n ~ H ]gpio@ff7e0000rockchip,gpio-bank~ XJG n ~ H ]wDgpio@ff7f0000rockchip,gpio-bank YJH n ~ H ]hdmihdmi-cec-c0 zhdmi-cec-c7 zhdmi-ddc zzwohdmi-ddc-unwedge {zwpvcc50-hdmi-en zwpcfg-output-low w{pcfg-pull-up w|pcfg-pull-down w}pcfg-pull-none wzpcfg-pull-none-12ma  wsuspendglobal-pwroff zwyddrio-pwroff zwxddr0-retention |wwddr1-retention |edpedp-hpd  }i2c0i2c0-xfer zzw>i2c1i2c1-xfer zzw$i2c2i2c2-xfer  z zwEi2c3i2c3-xfer zzw%i2c4i2c4-xfer zzw&i2c5i2c5-xfer zzw'i2s0i2s0-bus` zzzzzzw[lcdclcdc-ctl@ zzzzwisdmmcsdmmc-clk zsdmmc-cmd |sdmmc-cd |sdmmc-bus1 |sdmmc-bus4@ ||||sdio0sdio0-bus1 |sdio0-bus4@ ~~~~wsdio0-cmd ~wsdio0-clk ~wsdio0-cd |sdio0-wp |sdio0-pwr |sdio0-bkpwr |sdio0-int |wifienable-h zwbt-enable-l zw,bt-host-wake }bt-host-wake-l zw+bt-dev-wake-sleep {bt-dev-wake-awake bt-dev-wake zw-sdio1sdio1-bus1 |sdio1-bus4@ ||||sdio1-cd |sdio1-wp |sdio1-bkpwr |sdio1-int |sdio1-cmd |sdio1-clk zsdio1-pwr  |emmcemmc-clk ~wemmc-cmd ~wemmc-pwr  |emmc-bus1 |emmc-bus4@ ||||emmc-bus8 ~~~~~~~~wemmc-reset  zwspi0spi0-clk  |wspi0-cs0  |wspi0-tx |wspi0-rx |wspi0-cs1 |spi1spi1-clk  |wspi1-cs0  |wspi1-rx |wspi1-tx |wspi2spi2-cs1 |spi2-clk |w spi2-cs0 |w#spi2-rx |w"spi2-tx  |w!uart0uart0-xfer |zw(uart0-cts |w)uart0-rts zw*uart1uart1-xfer | zw/uart1-cts  |uart1-rts  zuart2uart2-xfer |zw0uart3uart3-xfer |zw1uart3-cts  |uart3-rts  zuart4uart4-xfer |zw2uart4-cts  |uart4-rts  ztsadcotp-pin zw8otp-out zw9pwm0pwm0-pin zwFpwm1pwm1-pin zwGpwm2pwm2-pin zwHpwm3pwm3-pin zwIgmacrgmii-pins zzzzzzz zzrmii-pins zzzzzzzzzzspdifspdif-tx  zwZpcfg-pull-none-drv-8ma  w~pcfg-pull-up-drv-8ma  pcfg-output-high wbuttonspwr-key-l |wpmicpmic-int-l |w@dvs-1  }wAdvs-2 }wBrebootap-warm-reset-h zwrecovery-switchrec-mode-l |tpmtpm-int-h zwrite-protectfw-wp-ap zusb-hostusb2-pwr-en zwchosen serial2:115200n8memorymemorypower-button gpio-keysdefaultkey-power Power ? t d`gpio-restart gpio-restart ? default emmc-pwrseqmmc-pwrseq-emmcdefault  wsdio-pwrseqmmc-pwrseq-simpleJ "ext_clockdefault .w regulator-vcc-5vregulator-fixedvcc_5vLK@'LK@wregulator-vcc33-sysregulator-fixed vcc33_sys2Z'2Z +wregulator-vcc50-hdmiregulator-fixed vcc50_hdmi + 6 IDdefaultregulator-vdd-logicpwm-regulator vdd_logic N S ^{ r~'p?regulator-vcc33-ioregulator-fixed vcc33_io +wCregulator-vcc5-host2regulator-fixed 6 I? default vcc5_host2 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unit