Š žķĶč8ĄH(  ĄKgoogle,veyron-jerry-rev15google,veyron-jerry-rev14google,veyron-jerry-rev13google,veyron-jerry-rev12google,veyron-jerry-rev11google,veyron-jerry-rev10google,veyron-jerry-rev7google,veyron-jerry-rev6google,veyron-jerry-rev5google,veyron-jerry-rev4google,veyron-jerry-rev3google,veyron-jerrygoogle,veyronrockchip,rk3288& 7Google Jerryaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ć/spi@ff110000Č/spi@ff120000Ķ/spi@ff130000Ņ/mmc@ff0f0000×/mmc@ff0c0000Ü/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ā—˜™šķcpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12'+2FU\rv ‚cpu@501cpuarm,cortex-a12'+2FU\r‚cpu@502cpuarm,cortex-a12'+2FU\r‚cpu@503cpuarm,cortex-a12'+2FU\r‚opp-table-0operating-points-v2Š‚opp-126000000•‚›€œ » Ŗœ@opp-216000000• ßęœ » opp-408000000•Q–œ » opp-600000000•#ĆFœ » opp-696000000•)|œ~šopp-816000000•0£,œB@opp-1008000000•<Üœopp-1200000000•G†ŒœČąopp-1416000000•TfrœO€opp-1512000000•ZJœŠopp-1608000000•_Ų"œÖ opp-1704000000•eśœ™popp-1800000000•kIŅœ\Ąreserved-memory»dma-unusable@fe000000'žoscillator fixed-clockĀn6Ņxin24må‚ timerarm,armv7-timerņ0ā   Ān6timer@ff810000rockchip,rk3288-timer'’  āH Ua  -pclktimerdisplay-subsystemrockchip,display-subsystem9 mmc@ff0c0000rockchip,rk3288-dw-mshc?šŃ€ UČDrv-biuciuciu-driveciu-sampleM ā '’ @+€Xresetdokayku‡˜Č Ŗ ³ZŃŽėų*default8mmc@ff0d0000rockchip,rk3288-dw-mshc?šŃ€ UÉEsw-biuciuciu-driveciu-sampleM ā!'’ @+Xresetdokayk‡BOep*default 8ŃŽėųwifi@1marvell,sd8897'~‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g           ‰$g            ‰$g            ‰$g            ‰$g            ‰$g            öœš‰:ˆ$          ‰:ˆ(          ‰:ˆ,          ‰:ˆ0          ‰:ˆ4          ‰:ˆ8          ‰:ˆ<          ‰:ˆ@          °æŖ‰:ˆd          ‰:ˆh          ‰:ˆl          ‰:ˆp          ‰:ˆt          ‰:ˆx          ‰:ˆ|          ‰:ˆ€          ‰:ˆ„          ‰:ˆˆ        ‰:ˆŒ        <ā6‰:ˆ•        ‰:ˆ™        ‰:ˆ        ‰:ˆ”        ‰:ˆ„        mmc@ff0e0000rockchip,rk3288-dw-mshc?šŃ€ UŹFtx-biuciuciu-driveciu-sampleM ā"'’@+‚Xreset ddisabledmmc@ff0f0000rockchip,rk3288-dw-mshc?šŃ€ UĖGuy-biuciuciu-driveciu-sampleM ā#'’@+ƒXresetdokayku³žep*default 8saradc@ff100000rockchip,saradc'’ ā$UI[-saradcapb_pclk+W Xsaradc-apb ddisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiUAR-spiclkapb_pclk&  +txrx ā,*default8 !"#'’dokayec@0google,cros-ec-spi'5& ā*default8$R-ĘĄi2c-tunnelgoogle,cros-ec-i2c-tunneldsbs-battery@bsbs,sbs-battery' vŠkeyboard-controllergoogle,cros-ec-keybŸÆ ĀDÜ;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiUBS-spiclkapb_pclk& +txrx ā-*default8%&'('’ ddisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiUCT-spiclkapb_pclk&+txrx ā.*default8)*+,'’dokayé flash@0jedec,spi-norRśš€'i2c@ff140000rockchip,rk3288-i2c'’ ā>-i2cUM*default8-dokayĀ€ü2dtpm@20infineon,slb9645tt' +i2c@ff150000rockchip,rk3288-i2c'’ ā?-i2cUO*default8. ddisabledi2c@ff160000rockchip,rk3288-i2c'’ ā@-i2cUP*default8/0dokayĀ€ü2,ts3a227e@3b ti,ts3a227e';&1ā*default82C‚”trackpad@15elan,ekth3000'& āN3Ytrackpad@2c hid-over-i2c& ā',g N3Yi2c@ff170000rockchip,rk3288-i2c'’ āA-i2cUQ*default84 ddisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā7v€UMU-baudclkapb_pclk&+txrx*default 8567dokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā8v€UNV-baudclkapb_pclk&+txrx*default88dokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart'’i ā9v€UOW-baudclkapb_pclk*default89dokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā:v€UPX-baudclkapb_pclk&+txrx*default8: ddisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā;v€UQY-baudclkapb_pclk&  +txrx*default8; ddisableddma-controller@ff250000arm,pl330arm,primecell'’%@ā˜³UĀ -apb_pclk‚thermal-zonesreserve-thermalŹčąˆī<cpu-thermalŹdąˆī<tripscpu_alert0žp Š"passive‚=cpu_alert1ž$ų Š"passive‚>cpu_critž†  Š "criticalcooling-mapsmap0=0’’’’’’’’’’’’’’’’map1>0’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’gpu-thermalŹdąˆī<tripsgpu_alert0ž4 Š"passive‚?gpu_critž†  Š "criticalcooling-mapsmap0? @’’’’’’’’tsadc@ff280000rockchip,rk3288-tsadc'’( ā%UHZ-tsadcapb_pclk+Ÿ Xtsadc-apb*initdefaultsleep8A)B3A=SC`čHdokaywŽ‚<ethernet@ff290000rockchip,rk3288-gmac'’)ā©macirqeth_wake_irqSC8U—fgc˜Ä]M-stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac+B Xstmmaceth ddisabledusb@ff500000 generic-ehci'’P āU¹D¾usbdokayČusb@ff520000 generic-ohci'’R ā)U¹D¾usb ddisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'’T āUĆ-otgŽhost¹E ¾usb2-phyędokayżusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'’X āUĮ-otgŽhost&5€€@@ ¹F ¾usb2-phydokayDzTFżusb@ff5c0000 generic-ehci'’\ āUÄ ddisableddma-controller@ff600000arm,pl330arm,primecell'’`@ā˜³UĮ -apb_pclk ddisabledi2c@ff650000rockchip,rk3288-i2c'’e ā<-i2cUL*default8GdokayĀ€ü2dpmic@1brockchip,rk808'Ņxin32kwifibt_32kin&1ā*default 8HIJkY匘¤°¼KČŌąķ3śKK ‚•regulatorsDCDC_REG1*vdd_arm9M_ q°w q‚ regulator-state-mem¤DCDC_REG2*vdd_gpu9M_ 5wŠq‚‚regulator-state-mem¤DCDC_REG3 *vcc135_ddr9Mregulator-state-mem½DCDC_REG4*vcc_189M_w@ww@‚regulator-state-mem½Õw@LDO_REG1 *vcc33_io9M_2Z w2Z ‚3regulator-state-mem½Õ2Z LDO_REG3*vdd_109M_B@wB@regulator-state-mem½ÕB@LDO_REG7*vdd10_lcd_pwren_h9M_&% w&% regulator-state-mem¤SWITCH_REG1 *vcc33_lcd9M‚aregulator-state-mem¤LDO_REG6 *vcc18_codec9M_w@ww@‚bregulator-state-mem¤LDO_REG4 *vccio_sd_w@w2Z ‚regulator-state-mem¤LDO_REG5 *vcc33_sd_2Z w2Z ‚regulator-state-mem¤LDO_REG8 *vcc33_ccd9M_2Z w2Z regulator-state-mem¤LDO_REG2*mic_vcc9M_w@ww@regulator-state-mem¤i2c@ff660000rockchip,rk3288-i2c'’f ā=-i2cUN*default8Ldokay† ü2 max98090@10maxim,max98090'&Mā-mclkUq*default8N‚ pwm@ff680000rockchip,rk3288-pwm'’hń*default8OU_dokay‚§pwm@ff680010rockchip,rk3288-pwm'’hń*default8PU_dokay‚œpwm@ff680020rockchip,rk3288-pwm'’h ń*default8QU_ ddisabledpwm@ff680030rockchip,rk3288-pwm'’h0ń*default8RU_ ddisabledsram@ff700000 mmio-sram'’p€»’p€smp-sram@0rockchip,rk3066-smp-sram'sram@ff720000#rockchip,rk3288-pmu-srammmio-sram'’rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd'’s‚power-controller!rockchip,rk3288-power-controllerü‚fpower-domain@9' ČUŹĶČĢÅƾæŌÕÖŁŃŅchgfdehilkj$ STUVWXYZ[üpower-domain@11' UĻop \]üpower-domain@12' UŠÜ ^üpower-domain@13' UĄ _`üreboot-modesyscon-reboot-mode ” RBĆ *RBĆ 8RBĆ  HRBĆsyscon@ff740000rockchip,rk3288-sgrfsyscon'’tclock-controller@ff760000rockchip,rk3288-cru'’vU -xin24mSCå THDŃŻjŅŽk$ a#gø€ׄĶeį£šŃ€xhĄį£šŃ€xhĄ‚syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd'’w‚Cedp-phyrockchip,rk3288-dp-phyUh-24m vdokay‚vio-domains"rockchip,rk3288-io-voltage-domaindokay 3 ‹ – ¤3 “3 Āa Ī Śb ēusbphyrockchip,rk3288-usb-phydokayusb-phy@320 v' U]-phyclkå+… Xphy-reset‚Fusb-phy@334 v'4U^-phyclkå+ˆ Xphy-reset‚Dusb-phy@348 v'HU_-phyclkå+‹ Xphy-reset‚Ewatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt'’€Up āOdokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif'’‹ õUTŠ -mclkhclk&c+tx ā6*default8dSC ddisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s'’‰ õ ā5URĪ-i2s_clki2s_hclk&cc+txrx*default8e  !dokay‚Ÿcrypto@ff8a0000rockchip,rk3288-crypto'’Š@ ā0 UĒĶ}Į-aclkhclksclkapb_pclk+® Xcrypto-rstiommu@ff900800rockchip,iommu'’@ āUŹŌ -aclkiface ; ddisablediommu@ff914000rockchip,iommu '’‘@’‘P āUĶÕ -aclkiface ; H ddisabledrga@ff920000rockchip,rk3288-rga'’’€ āUČÖj-aclkhclksclk cf +ilm Xcoreaxiahbvop@ff930000rockchip,rk3288-vop '’“œ’“ āUžŃ-aclk_vopdclk_vophclk_vop cf +def Xaxiahbdclk qgdokayport‚ endpoint@0' xh‚}endpoint@1' xi‚xendpoint@2' xj‚qendpoint@3' xk‚tiommu@ff930300rockchip,iommu'’“ āUÅŃ -aclkiface cf  ;dokay‚gvop@ff940000rockchip,rk3288-vop '’”œ’” āUĘæŅ-aclk_vopdclk_vophclk_vop cf +°±² Xaxiahbdclk qldokayport‚ endpoint@0' xm‚~endpoint@1' xn‚yendpoint@2' xo‚rendpoint@3' xp‚uiommu@ff940300rockchip,iommu'’” āUĘŅ -aclkiface cf  ;dokay‚ldsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi'’–@ āU~d -refpclk cf SC ddisabledportsport@0'endpoint@0' xq‚jendpoint@1' xr‚oport@1'lvds@ff96c000rockchip,rk3288-lvds'’–Ą@Ug -pclk_lvds*lcdc8s cf SC ddisabledportsport@0'endpoint@0' xt‚kendpoint@1' xu‚pport@1'dp@ff970000rockchip,rk3288-dp'’—@ ābDhT Uic-dppclk¹v¾dp cf +oXdpSCdokay*default8wportsport@0'endpoint@0' xx‚iendpoint@1' xy‚nport@1'endpoint@0' xz‚«hdmi@ff980000rockchip,rk3288-dw-hdmi'’˜€ āgUhmn-iahbisfrcec cf SC õdokay*defaultunwedge8{)|‚¢portsport@0'endpoint@0' x}‚hendpoint@1' x~‚mport@1'video-codec@ff9a0000rockchip,rk3288-vpu'’šā   ©vepuvdpuUŠÜ -aclkhclk q cf iommu@ff9a0800rockchip,iommu'’š ā UŠÜ -aclkiface ; cf ‚video-codec@ff9c0000rockchip,rk3288-vdec'’œ@ ā  UĻŪop-axiahbcabaccore DĻŪop aׄõįį£į£ q€ cf iommu@ff9c0440rockchip,iommu '’œ@@’œ€@ āoUĻŪ -aclkiface ; cf ‚€gpu@ffa30000#rockchip,rk3288-maliarm,mali-t760'’£$ā ©jobmmugpuUĄ2F cf dokay ˆ‚‚@opp-table-1operating-points-v2‚opp-100000000•õįœ~šopp-200000000• ėĀœ~šopp-300000000•į£œB@opp-400000000•ׄœČąopp-600000000•#ĆFœŠqos@ffaa0000rockchip,rk3288-qossyscon'’Ŗ ‚_qos@ffaa0080rockchip,rk3288-qossyscon'’Ŗ€ ‚`qos@ffad0000rockchip,rk3288-qossyscon'’­ ‚Tqos@ffad0100rockchip,rk3288-qossyscon'’­ ‚Uqos@ffad0180rockchip,rk3288-qossyscon'’­€ ‚Vqos@ffad0400rockchip,rk3288-qossyscon'’­ ‚Wqos@ffad0480rockchip,rk3288-qossyscon'’­€ ‚Xqos@ffad0500rockchip,rk3288-qossyscon'’­ ‚Sqos@ffad0800rockchip,rk3288-qossyscon'’­ ‚Yqos@ffad0880rockchip,rk3288-qossyscon'’­€ ‚Zqos@ffad0900rockchip,rk3288-qossyscon'’­ ‚[qos@ffae0000rockchip,rk3288-qossyscon'’® ‚^qos@ffaf0000rockchip,rk3288-qossyscon'’Æ ‚\qos@ffaf0080rockchip,rk3288-qossyscon'’ƀ ‚]dma-controller@ffb20000arm,pl330arm,primecell'’²@ā˜³UĮ -apb_pclk‚cefuse@ffb40000rockchip,rk3288-efuse'’“ Uq -pclk_efusecpu-id@7'cpu_leakage@17'interrupt-controller@ffc01000 arm,gic-400 ” ©@'’Ą’Ą ’Ą@ ’Ą`  ā ‚pinctrlrockchip,rk3288-pinctrlSC»*defaultsleep8ƒ„…†‡)ƒ„…ˆ‰gpio@ff750000rockchip,gpio-bank'’u āQU@ ŗ Ź ” ©ē ÖPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFAULT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT‚1gpio@ff780000rockchip,gpio-bank'’x āRUA ŗ Ź ” ©gpio@ff790000rockchip,gpio-bank'’y āSUB ŗ Ź ” ©M ÖCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN‚”gpio@ff7a0000rockchip,gpio-bank'’z āTUC ŗ Ź ” ©‚ ÖFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank'’{ āUUD ŗ Ź ” ©³ ÖUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE‚—gpio@ff7c0000rockchip,gpio-bank'’| āVUE ŗ Ź ” ©A ÖSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN‚šgpio@ff7d0000rockchip,gpio-bank'’} āWUF ŗ Ź ” ©© ÖI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD‚Mgpio@ff7e0000rockchip,gpio-bank'’~ āXUG ŗ Ź ” ©Ś ÖLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKEDP_HPDDVS1nFAULT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD‚ gpio@ff7f0000rockchip,gpio-bank'’ āYUH ŗ Ź ” ©^ ÖRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ęŠhdmi-cec-c7 ęŠhdmi-ddc ꊊ‚{hdmi-ddc-unwedge ꋊ‚|vcc50-hdmi-en ꊂ›pcfg-output-low ō‚‹pcfg-pull-up ’‚Œpcfg-pull-down ‚Žpcfg-pull-none ‚Špcfg-pull-none-12ma  ( ‚suspendglobal-pwroff ꊂ…ddrio-pwroff ꊂ„ddr0-retention ęŒ‚ƒddr1-retention ęŒsuspend-l-wake ę‹‚†suspend-l-sleep ę‚ˆedpedp-hpd ę Ž‚wi2c0i2c0-xfer ꊊ‚Gi2c1i2c1-xfer ꊊ‚-i2c2i2c2-xfer ę Š Š‚Li2c3i2c3-xfer ꊊ‚.i2c4i2c4-xfer ꊊ‚/i2c5i2c5-xfer ꊊ‚4i2s0i2s0-bus` ęŠŠŠŠŠŠ‚elcdclcdc-ctl@ ęŠŠŠŠ‚ssdmmcsdmmc-clk ę‚sdmmc-cmd ę‚sdmmc-cd ęŒsdmmc-bus1 ęŒsdmmc-bus4@ ꏏ‚sdmmc-cd-disabled ꊂsdmmc-cd-pin ꊂsdio0sdio0-bus1 ęŒsdio0-bus4@ ꏏ‚sdio0-cmd ę‚sdio0-clk ę‚sdio0-cd ęŒsdio0-wp ęŒsdio0-pwr ęŒsdio0-bkpwr ęŒsdio0-int ęŒwifienable-h ꊂ–bt-enable-l ęŠbt-host-wake ęŽbt-host-wake-l ęŠbt-dev-wake-sleep ę‹‚‰bt-dev-wake-awake ę‚‡bt-dev-wake ęŠsdio1sdio1-bus1 ęŒsdio1-bus4@ ęŒŒŒŒsdio1-cd ęŒsdio1-wp ęŒsdio1-bkpwr ęŒsdio1-int ęŒsdio1-cmd ęŒsdio1-clk ęŠsdio1-pwr ę Œemmcemmc-clk ę‚emmc-cmd ę‚emmc-pwr ę Œemmc-bus1 ęŒemmc-bus4@ ęŒŒŒŒemmc-bus8€ ꏏ‚emmc-reset ę Š‚“spi0spi0-clk ę Œ‚ spi0-cs0 ę Œ‚#spi0-tx ęŒ‚!spi0-rx ęŒ‚"spi0-cs1 ęŒspi1spi1-clk ę Œ‚%spi1-cs0 ę Œ‚(spi1-rx ęŒ‚'spi1-tx ęŒ‚&spi2spi2-cs1 ęŒspi2-clk ęŒ‚)spi2-cs0 ęŒ‚,spi2-rx ęŒ‚+spi2-tx ę Œ‚*uart0uart0-xfer ęŒŠ‚5uart0-cts ęŒ‚6uart0-rts ꊂ7uart1uart1-xfer ęŒ Š‚8uart1-cts ę Œuart1-rts ę Šuart2uart2-xfer ęŒŠ‚9uart3uart3-xfer ęŒŠ‚:uart3-cts ę Œuart3-rts ę Šuart4uart4-xfer ęŒŠ‚;uart4-cts ę Œuart4-rts ę Štsadcotp-pin ę Š‚Aotp-out ę Š‚Bpwm0pwm0-pin ꊂOpwm1pwm1-pin ꊂPpwm2pwm2-pin ꊂQpwm3pwm3-pin ꊂRgmacrgmii-pinsš ęŠŠŠŠŠŠŠ ŠŠrmii-pins  ęŠŠŠŠŠŠŠŠŠŠspdifspdif-tx ę Š‚dpcfg-pull-none-drv-8ma  (‚pcfg-pull-up-drv-8ma ’ (pcfg-output-high 7‚buttonspwr-key-l ęŒ‚‘ap-lid-int-l ęŒ‚­pmicpmic-int-l ęŒ‚Hdvs-1 ę Ž‚Idvs-2 ꎂJrebootap-warm-reset-h ę Š‚’recovery-switchrec-mode-l ę Œtpmtpm-int-h ęŠwrite-protectfw-wp-ap ęŠcodechp-det ęŒ‚žint-codec ꎂNmic-det ę Œ‚headsetts3a227e-int-l ęŒ‚2backlightbl_pwr_en ę Š‚£bl-en ꊂ¦lcdlcd-en ꊂ¤avdd-1v8-disp-en ę Š‚„chargerac-present-ap ęŒ‚¬cros-ecec-int ꊂ$trackpadtrackpad-int ęŒ‚0usb-hosthost1-pwr-en ę Š‚®usbotg-pwren-h ę Š‚Æbuck-5vdrv-5v ꊂ™chosen Cserial2:115200n8memorymemory'€power-button gpio-keys*default8‘key-power OPower ­1 Ut `dYgpio-restart gpio-restart ­1 *default8’ rČemmc-pwrseqmmc-pwrseq-emmc8“*default {” ‚sdio-pwrseqmmc-pwrseq-simpleU• -ext_clock*default8– {—‚regulator-vcc-5vregulator-fixed*vcc_5v9M_LK@wLK@ ‡˜ ’ „ *default8™‚Kregulator-vcc33-sysregulator-fixed *vcc33_sys9M_2Z w2Z  ‡˜‚regulator-vcc50-hdmiregulator-fixed *vcc50_hdmi9M ‡K ’ „š*default8›regulator-vdd-logicpwm-regulator *vdd_logic ŖœŹ Æ ŗ{ Ī”9M_~šw™p sound!rockchip,rockchip-audio-max98090*default8ž įVEYRON-I2S šŸ   M 3M  J” a¢regulator-backlightregulator-fixed ’ „” *default8£*backlight_regulator ‡ u:˜‚Øregulator-panelregulator-fixed ’ „ *default8¤*panel_regulator ‡‚©vcc18-lcdregulator-fixed ’ „” *default8„ *vcc18_lcd9M ‡backlightpwm-backlight †’ ˜’ ƀ Č *default8¦ Ŗ§B@ Õ  ź  ūØ‚Ŗpanelinnolux,n116bgedokay ū© Ŗpanel-timingĀl÷ V ˆ '< 3 = J R _  k  uportsportendpoint x«‚zgpio-charger gpio-charger ‚mains ­1*default8¬lid-switch gpio-keys*default8­switch-lid OLid ­1Y U  `regulator-vccsysregulator-fixed*vccsysM9‚˜regulator-vcc5-host1regulator-fixed ’ „1 *default8® *vcc5_host19Mregulator-vcc5v-otgregulator-fixed ’ „1 *default8Æ *vcc5_host29M #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,caldata-txpwrlimit-2gmarvell,caldata-txpwrlimit-5g-sub0marvell,caldata-txpwrlimit-5g-sub1marvell,caldata-txpwrlimit-5g-sub2mmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcehid-descr-addrreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type