Ð þíÈm8»@( -»µgoogle,veyron-minnie-rev4google,veyron-minnie-rev3google,veyron-minnie-rev2google,veyron-minnie-rev1google,veyron-minnie-rev0google,veyron-minniegoogle,veyronrockchip,rk3288&7Google Minniealiases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000Ò/mmc@ff0f0000×/mmc@ff0c0000Ü/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0â—˜™šícpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12'+2FU\rv ‚cpu@501cpuarm,cortex-a12'+2FU\r‚cpu@502cpuarm,cortex-a12'+2FU\r‚cpu@503cpuarm,cortex-a12'+2FU\r‚opp-table-0operating-points-v2Š‚opp-126000000•‚›€œ » ªœ@opp-216000000• ßæœ » opp-408000000•Q–œ » opp-600000000•#ÃFœ » opp-696000000•)|œ~ðopp-816000000•0£,œB@opp-1008000000•<Üœopp-1200000000•G†ŒœÈàopp-1416000000•TfrœO€opp-1512000000•ZJœÐopp-1608000000•_Ø"œÖ opp-1704000000•eúœ™popp-1800000000•kIÒœ\Àreserved-memory»dma-unusable@fe000000'þoscillator fixed-clockÂn6Òxin24må‚ timerarm,armv7-timerò0â   Ân6timer@ff810000rockchip,rk3288-timer'ÿ  âH Ua  -pclktimerdisplay-subsystemrockchip,display-subsystem9 mmc@ff0c0000rockchip,rk3288-dw-mshc?ðÑ€ UÈDrv-biuciuciu-driveciu-sampleM â 'ÿ @+€Xresetdokayku‡˜È ª ³ZÑÞëø*default8mmc@ff0d0000rockchip,rk3288-dw-mshc?ðÑ€ UÉEsw-biuciuciu-driveciu-sampleM â!'ÿ @+Xresetdokayk‡BOep*default 8ÑÞëømmc@ff0e0000rockchip,rk3288-dw-mshc?ðÑ€ UÊFtx-biuciuciu-driveciu-sampleM â"'ÿ@+‚Xreset ddisabledmmc@ff0f0000rockchip,rk3288-dw-mshc?ðÑ€ UËGuy-biuciuciu-driveciu-sampleM â#'ÿ@+ƒXresetdokayku³ž~ep*default 8saradc@ff100000rockchip,saradc'ÿ â$UI[-saradcapb_pclk+W Xsaradc-apb ddisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiUAR-spiclkapb_pclkŸ  ¤txrx â,*default8 !"#'ÿdokayec@0google,cros-ec-spi'®& â*default8$Ë-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelÝbq27500@55 ti,bq27500'Ukeyboard-controllergoogle,cros-ec-keybïÿ D,;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiUBS-spiclkapb_pclkŸ ¤txrx â-*default8%&'('ÿ ddisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiUCT-spiclkapb_pclkŸ¤txrx â.*default8)*+,'ÿdokay9 flash@0jedec,spi-norËúð€'i2c@ff140000rockchip,rk3288-i2c'ÿ â>-i2cUM*default8-dokay€L2ddtpm@20infineon,slb9645tt' {i2c@ff150000rockchip,rk3288-i2c'ÿ â?-i2cUO*default8.dokay€L2d,touchscreen@10elan,ekth3500'&/â*default801 “/Ÿ2¬2i2c@ff160000rockchip,rk3288-i2c'ÿ â@-i2cUP*default83dokay€L2d,ts3a227e@3b ti,ts3a227e';&4â*default85¹‚¥trackpad@15elan,ekth3000'& â*default86Ä7Ïi2c@ff170000rockchip,rk3288-i2c'ÿ âA-i2cUQ*default88 ddisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â7ÝçUMU-baudclkapb_pclkŸ¤txrx*default 89:;dokaybluetooth*default 8<=>brcm,bcm43540-bt ô? ? ?)-ÆÀ3serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â8ÝçUNV-baudclkapb_pclkŸ¤txrx*default8@dokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿi â9ÝçUOW-baudclkapb_pclk*default8Adokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â:ÝçUPX-baudclkapb_pclkŸ¤txrx*default8B ddisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â;ÝçUQY-baudclkapb_pclkŸ  ¤txrx*default8C ddisableddma-controller@ff250000arm,pl330arm,primecell'ÿ%@âJUpU -apb_pclk‚thermal-zonesreserve-thermal‡èˆ«Dcpu-thermal‡dˆ«Dtripscpu_alert0»pÇÐ"passive‚Ecpu_alert1»$øÇÐ"passive‚Fcpu_crit»† ÇÐ "criticalcooling-mapsmap0ÒE0×ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ÒF0×ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal‡dˆ«Dtripsgpu_alert0»4ÇÐ"passive‚Ggpu_crit»† ÇÐ "criticalcooling-mapsmap0ÒG ×Hÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc'ÿ( â%UHZ-tsadcapb_pclk+Ÿ Xtsadc-apb*initdefaultsleep8IæJðIúKèHdokay4K‚Dethernet@ff290000rockchip,rk3288-gmac'ÿ)âfmacirqeth_wake_irqK8U—fgc˜Ä]M-stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac+B Xstmmaceth ddisabledusb@ff500000 generic-ehci'ÿP âUÂvL{usbdokay…usb@ff520000 generic-ohci'ÿR â)UÂvL{usb ddisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'ÿT âUÃ-otg›hostvM {usb2-phy£dokayºusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'ÿX âUÁ-otg›hostÑãò€€@@ vN {usb2-phydokayzNºusb@ff5c0000 generic-ehci'ÿ\ âUÄ ddisableddma-controller@ff600000arm,pl330arm,primecell'ÿ`@âJUpUÁ -apb_pclk ddisabledi2c@ff650000rockchip,rk3288-i2c'ÿe â<-i2cUL*default8Odokay€L2ddpmic@1brockchip,rk808'Òxin32kwifibt_32kin&4â*default 8PQR(ÏåIUamyS…‘ª7·ÄSÐS‚šregulatorsDCDC_REG1Ývdd_armì q°* Bq‚ regulator-state-memWDCDC_REG2Ývdd_gpuì 5*ÐBq‚Šregulator-state-memWDCDC_REG3 Ývcc135_ddrìregulator-state-mempDCDC_REG4Ývcc_18ìw@*w@‚regulator-state-mempˆw@LDO_REG1 Ývcc33_ioì2Z *2Z ‚7regulator-state-mempˆ2Z LDO_REG3Ývdd_10ìB@*B@regulator-state-mempˆB@LDO_REG7Ývdd10_lcd_pwren_hì&% *&% regulator-state-memWSWITCH_REG1 Ývcc33_lcdì‚iregulator-state-memWLDO_REG6 Ývcc18_codecìw@*w@‚jregulator-state-memWLDO_REG4 Ývccio_sdw@*2Z ‚regulator-state-memWLDO_REG5 Ývcc33_sd2Z *2Z ‚regulator-state-memWLDO_REG8 Ývcc33_ccdì2Z *2Z regulator-state-memWLDO_REG22Z *2Z  Ývcc33_touch‚2regulator-state-memWSWITCH_REG2 Ývcc5v_touchregulator-state-memWi2c@ff660000rockchip,rk3288-i2c'ÿf â=-i2cUN*default8Tdokay† L2d max98090@10maxim,max98090'&Uâ-mclkUq*default8V‚¤pwm@ff680000rockchip,rk3288-pwm'ÿh¤*default8WU_dokay‚«pwm@ff680010rockchip,rk3288-pwm'ÿh¤*default8XU_dokay‚ pwm@ff680020rockchip,rk3288-pwm'ÿh ¤*default8YU_ ddisabledpwm@ff680030rockchip,rk3288-pwm'ÿh0¤*default8ZU_ ddisabledsram@ff700000 mmio-sram'ÿp€»ÿp€smp-sram@0rockchip,rk3066-smp-sram'sram@ff720000#rockchip,rk3288-pmu-srammmio-sram'ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd'ÿs‚power-controller!rockchip,rk3288-power-controller¯‚npower-domain@9' ÈUÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$Ã[\]^_`abc¯power-domain@11' UÏopÃde¯power-domain@12' UÐÜÃf¯power-domain@13' UÀÃgh¯reboot-modesyscon-reboot-modeÊ”ÑRBÃÝRBÃëRBà ûRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon'ÿtclock-controller@ff760000rockchip,rk3288-cru'ÿvU -xin24mKå HÑÝjÒÞk$ #g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ‚syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd'ÿw‚Kedp-phyrockchip,rk3288-dp-phyUh-24m )dokay‚~io-domains"rockchip,rk3288-io-voltage-domaindokay 47 > I W7 g7 ui  j šusbphyrockchip,rk3288-usb-phydokayusb-phy@320 )' U]-phyclkå+… Xphy-reset‚Nusb-phy@334 )'4U^-phyclkå+ˆ Xphy-reset‚Lusb-phy@348 )'HU_-phyclkå+‹ Xphy-reset‚Mwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt'ÿ€Up âOdokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif'ÿ‹ ¨UTÐ -mclkhclkŸk¤tx â6*default8lK ddisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s'ÿ‰ ¨ â5URÎ-i2s_clki2s_hclkŸkk¤txrx*default8m ¹ Ôdokay‚£crypto@ff8a0000rockchip,rk3288-crypto'ÿŠ@ â0 UÇÍ}Á-aclkhclksclkapb_pclk+® Xcrypto-rstiommu@ff900800rockchip,iommu'ÿ@ âUÊÔ -aclkiface î ddisablediommu@ff914000rockchip,iommu 'ÿ‘@ÿ‘P âUÍÕ -aclkiface î û ddisabledrga@ff920000rockchip,rk3288-rga'ÿ’€ âUÈÖj-aclkhclksclk n +ilm Xcoreaxiahbvop@ff930000rockchip,rk3288-vop 'ÿ“œÿ“ âUžÑ-aclk_vopdclk_vophclk_vop n +def Xaxiahbdclk $odokayport‚ endpoint@0' +p‚…endpoint@1' +q‚€endpoint@2' +r‚yendpoint@3' +s‚|iommu@ff930300rockchip,iommu'ÿ“ âUÅÑ -aclkiface n  îdokay‚ovop@ff940000rockchip,rk3288-vop 'ÿ”œÿ” âUÆ¿Ò-aclk_vopdclk_vophclk_vop n +°±² Xaxiahbdclk $tdokayport‚ endpoint@0' +u‚†endpoint@1' +v‚endpoint@2' +w‚zendpoint@3' +x‚}iommu@ff940300rockchip,iommu'ÿ” âUÆÒ -aclkiface n  îdokay‚tdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi'ÿ–@ âU~d -refpclk n K ddisabledportsport@0'endpoint@0' +y‚rendpoint@1' +z‚wport@1'lvds@ff96c000rockchip,rk3288-lvds'ÿ–À@Ug -pclk_lvds*lcdc8{ n K ddisabledportsport@0'endpoint@0' +|‚sendpoint@1' +}‚xport@1'dp@ff970000rockchip,rk3288-dp'ÿ—@ âbh Uic-dppclkv~{dp n +oXdpKdokay*default8portsport@0'endpoint@0' +€‚qendpoint@1' +‚vport@1'endpoint@0' +‚‚¯hdmi@ff980000rockchip,rk3288-dw-hdmi'ÿ˜ç âgUhmn-iahbisfrcec n K ¨dokay*defaultunwedge8ƒæ„‚¦portsport@0'endpoint@0' +…‚pendpoint@1' +†‚uport@1'video-codec@ff9a0000rockchip,rk3288-vpu'ÿšâ   fvepuvdpuUÐÜ -aclkhclk $‡ n iommu@ff9a0800rockchip,iommu'ÿš â UÐÜ -aclkiface î n ‚‡video-codec@ff9c0000rockchip,rk3288-vdec'ÿœ@ â  UÏÛop-axiahbcabaccore ÏÛop ׄõáá£á£ $ˆ n iommu@ff9c0440rockchip,iommu 'ÿœ@@ÿœ€@ âoUÏÛ -aclkiface î n ‚ˆgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760'ÿ£$â fjobmmugpuUÀ2‰F n dokay ;Š‚Hopp-table-1operating-points-v2‚‰opp-100000000•õáœ~ðopp-200000000• ëœ~ðopp-300000000•ᣜB@opp-400000000•ׄœÈàopp-600000000•#ÃFœÐqos@ffaa0000rockchip,rk3288-qossyscon'ÿª ‚gqos@ffaa0080rockchip,rk3288-qossyscon'ÿª€ ‚hqos@ffad0000rockchip,rk3288-qossyscon'ÿ­ ‚\qos@ffad0100rockchip,rk3288-qossyscon'ÿ­ ‚]qos@ffad0180rockchip,rk3288-qossyscon'ÿ­€ ‚^qos@ffad0400rockchip,rk3288-qossyscon'ÿ­ ‚_qos@ffad0480rockchip,rk3288-qossyscon'ÿ­€ ‚`qos@ffad0500rockchip,rk3288-qossyscon'ÿ­ ‚[qos@ffad0800rockchip,rk3288-qossyscon'ÿ­ ‚aqos@ffad0880rockchip,rk3288-qossyscon'ÿ­€ ‚bqos@ffad0900rockchip,rk3288-qossyscon'ÿ­ ‚cqos@ffae0000rockchip,rk3288-qossyscon'ÿ® ‚fqos@ffaf0000rockchip,rk3288-qossyscon'ÿ¯ ‚dqos@ffaf0080rockchip,rk3288-qossyscon'ÿ¯€ ‚edma-controller@ffb20000arm,pl330arm,primecell'ÿ²@âJUpUÁ -apb_pclk‚kefuse@ffb40000rockchip,rk3288-efuse'ÿ´ Uq -pclk_efusecpu-id@7'cpu_leakage@17'interrupt-controller@ffc01000 arm,gic-400 G \@'ÿÀÿÀ ÿÀ@ ÿÀ`  â ‚pinctrlrockchip,rk3288-pinctrlK»*defaultsleep8‹ŒŽ拌gpio@ff750000rockchip,gpio-bank'ÿu âQU@ m } G \ç ‰PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT‚4gpio@ff780000rockchip,gpio-bank'ÿx âRUA m } G \gpio@ff790000rockchip,gpio-bank'ÿy âSUB m } G \ ‰CONFIG0CONFIG1CONFIG2CONFIG3PROCHOT#EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TP‚/gpio@ff7a0000rockchip,gpio-bank'ÿz âTUC m } G \‚ ‰FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank'ÿ{ âUUD m } G \° ‰UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKdev_wakeWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE‚?gpio@ff7c0000rockchip,gpio-bank'ÿ| âVUE m } G \U ‰Volum_Up#Volum_Down#SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN‚žgpio@ff7d0000rockchip,gpio-bank'ÿ} âWUF m } G \© ‰I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD‚Ugpio@ff7e0000rockchip,gpio-bank'ÿ~ âXUG m } G \ã ‰LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD‚ gpio@ff7f0000rockchip,gpio-bank'ÿ âYUH m } G \^ ‰RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ™hdmi-cec-c7 ™hdmi-ddc ™‚ƒhdmi-ddc-unwedge ™‘‚„vcc50-hdmi-en ™‚Ÿpcfg-output-low §‚‘pcfg-pull-up ²‚’pcfg-pull-down ¿‚”pcfg-pull-none ΂pcfg-pull-none-12ma Î Û ‚–suspendglobal-pwroff ™‚ddrio-pwroff ™‚Œddr0-retention ™’‚‹ddr1-retention ™’suspend-l-wake ™‘‚Žsuspend-l-sleep ™“‚edpedp-hpd ™ ”‚i2c0i2c0-xfer ™‚Oi2c1i2c1-xfer ™‚-i2c2i2c2-xfer ™  ‚Ti2c3i2c3-xfer ™‚.i2c4i2c4-xfer ™‚3i2c5i2c5-xfer ™‚8i2s0i2s0-bus` ™‚mlcdclcdc-ctl@ ™‚{sdmmcsdmmc-clk ™•‚sdmmc-cmd ™•‚sdmmc-cd ™’sdmmc-bus1 ™’sdmmc-bus4@ ™••••‚sdmmc-cd-disabled ™‚sdmmc-cd-pin ™‚sdio0sdio0-bus1 ™’sdio0-bus4@ ™••••‚sdio0-cmd ™•‚sdio0-clk ™•‚sdio0-cd ™’sdio0-wp ™’sdio0-pwr ™’sdio0-bkpwr ™’sdio0-int ™’wifienable-h ™‚›bt-enable-l ™‚=bt-host-wake ™”bt-host-wake-l ™‚<bt-dev-wake-sleep ™‘bt-dev-wake-awake ™“bt-dev-wake ™‚>sdio1sdio1-bus1 ™’sdio1-bus4@ ™’’’’sdio1-cd ™’sdio1-wp ™’sdio1-bkpwr ™’sdio1-int ™’sdio1-cmd ™’sdio1-clk ™sdio1-pwr ™ ’emmcemmc-clk ™•‚emmc-cmd ™•‚emmc-pwr ™ ’emmc-bus1 ™’emmc-bus4@ ™’’’’emmc-bus8€ ™••••••••‚emmc-reset ™ ‚™spi0spi0-clk ™ ’‚ spi0-cs0 ™ ’‚#spi0-tx ™’‚!spi0-rx ™’‚"spi0-cs1 ™’spi1spi1-clk ™ ’‚%spi1-cs0 ™ ’‚(spi1-rx ™’‚'spi1-tx ™’‚&spi2spi2-cs1 ™’spi2-clk ™’‚)spi2-cs0 ™’‚,spi2-rx ™’‚+spi2-tx ™ ’‚*uart0uart0-xfer ™’‚9uart0-cts ™’‚:uart0-rts ™‚;uart1uart1-xfer ™’ ‚@uart1-cts ™ ’uart1-rts ™ uart2uart2-xfer ™’‚Auart3uart3-xfer ™’‚Buart3-cts ™ ’uart3-rts ™ uart4uart4-xfer ™’‚Cuart4-cts ™ ’uart4-rts ™ tsadcotp-pin ™ ‚Iotp-out ™ ‚Jpwm0pwm0-pin ™‚Wpwm1pwm1-pin ™‚Xpwm2pwm2-pin ™‚Ypwm3pwm3-pin ™‚Zgmacrgmii-pinsð ™–––– ––rmii-pins  ™spdifspdif-tx ™ ‚lpcfg-pull-none-drv-8ma Î Û‚•pcfg-pull-up-drv-8ma ² Ûpcfg-output-high ê‚“buttonspwr-key-l ™’‚—ap-lid-int-l ™’‚±volum-down-l ™ ’‚´volum-up-l ™ ’‚µpmicpmic-int-l ™’‚Pdvs-1 ™ ”‚Qdvs-2 ™”‚Rrebootap-warm-reset-h ™ ‚˜recovery-switchrec-mode-l ™ ’tpmtpm-int-h ™write-protectfw-wp-ap ™codechp-det ™’‚¢int-codec ™”‚Vmic-det ™ ’‚¡headsetts3a227e-int-l ™’‚5backlightbl_pwr_en ™ ‚§bl-en ™‚ªlcdlcd-en ™‚¨avdd-1v8-disp-en ™ ‚©chargerac-present-ap ™’‚°cros-ecec-int ™‚$trackpadtrackpad-int ™’‚6usb-hosthost1-pwr-en ™ ‚²usbotg-pwren-h ™ ‚³buck-5vdrv-5v ™‚prochotgpio-prochot ™touchscreentouch-int ™‚0touch-rst ™‚1chosen öserial2:115200n8memorymemory'€power-button gpio-keys*default8—key-power Power ­4 t dÏgpio-restart gpio-restart ­4 *default8˜ %Èemmc-pwrseqmmc-pwrseq-emmc8™*default “/ ‚sdio-pwrseqmmc-pwrseq-simpleUš -ext_clock*default8› “?‚regulator-vcc-5vregulator-fixedÝvcc_5vìLK@*LK@ .œ 9 L *default8‚Sregulator-vcc33-sysregulator-fixed Ývcc33_sysì2Z *2Z  .œ‚regulator-vcc50-hdmiregulator-fixed Ývcc50_hdmiì .S 9 Lž*default8Ÿregulator-vdd-logicpwm-regulator Ývdd_logic Q Ê V a{ u”ì~ð*™pB sound!rockchip,rockchip-audio-max98090*default8¡¢ ˆVEYRON-I2S —£ ¯¤ ÄU ÚU  ñ¥ ¦regulator-backlightregulator-fixed 9 L/ *default8§Ýbacklight_regulator . :˜‚¬regulator-panelregulator-fixed 9 L *default8¨Ýpanel_regulator .‚­vcc18-lcdregulator-fixed 9 L/ *default8© Ývcc18_lcdì .backlightpwm-backlight -ÿ ?ü V€ o *default8ª Q«B@ |  ‘  ¢¬‚®panelauo,b101ean01dokay ¢­ ¯®panel-timingÂù@« ¹ Á Î Ú  ä  ì ù portsportendpoint +¯‚‚gpio-charger gpio-charger mains ­4*default8°lid-switch gpio-keys*default8±switch-lid Lid ­4Ï   regulator-vccsysregulator-fixedÝvccsys삜regulator-vcc5-host1regulator-fixed 9 L4 *default8² Ývcc5_host1ìregulator-vcc5v-otgregulator-fixed 9 L4 *default8³ Ývcc5_host2ìvolume-buttons gpio-keys*default8´µkey-volum-down Volum_down ­ž  r dkey-volum-up Volum_up ­ž  s d #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-buskeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplyti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-lencharger-typelinux,input-type