Š žķÄ\8¶ü( `¶Ägoogle,veyron-speedy-rev9google,veyron-speedy-rev8google,veyron-speedy-rev7google,veyron-speedy-rev6google,veyron-speedy-rev5google,veyron-speedy-rev4google,veyron-speedy-rev3google,veyron-speedy-rev2google,veyron-speedygoogle,veyronrockchip,rk3288&7Google Speedyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ć/spi@ff110000Č/spi@ff120000Ķ/spi@ff130000Ņ/mmc@ff0f0000×/mmc@ff0c0000Ü/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0ā—˜™šķcpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12'+2FU\rv ‚cpu@501cpuarm,cortex-a12'+2FU\r‚cpu@502cpuarm,cortex-a12'+2FU\r‚cpu@503cpuarm,cortex-a12'+2FU\r‚opp-table-0operating-points-v2Š‚opp-126000000•‚›€œ » Ŗœ@opp-216000000• ßęœ » opp-408000000•Q–œ » opp-600000000•#ĆFœ » opp-696000000•)|œ~šopp-816000000•0£,œB@opp-1008000000•<Üœopp-1200000000•G†ŒœČąopp-1416000000•TfrœO€opp-1512000000•ZJœŠopp-1608000000•_Ų"œÖ opp-1704000000•eśœ™popp-1800000000•kIŅœ\Ąreserved-memory»dma-unusable@fe000000'žoscillator fixed-clockĀn6Ņxin24må‚ timerarm,armv7-timerņ0ā   Ān6timer@ff810000rockchip,rk3288-timer'’  āH Ua  -pclktimerdisplay-subsystemrockchip,display-subsystem9 mmc@ff0c0000rockchip,rk3288-dw-mshc?šŃ€ UČDrv-biuciuciu-driveciu-sampleM ā '’ @+€Xresetdokayku‡˜Č Ŗ ³ZŃŽėų*default8mmc@ff0d0000rockchip,rk3288-dw-mshc?šŃ€ UÉEsw-biuciuciu-driveciu-sampleM ā!'’ @+Xresetdokayk‡BOep*default 8ŃŽėųmmc@ff0e0000rockchip,rk3288-dw-mshc?šŃ€ UŹFtx-biuciuciu-driveciu-sampleM ā"'’@+‚Xreset ddisabledmmc@ff0f0000rockchip,rk3288-dw-mshc?šŃ€ UĖGuy-biuciuciu-driveciu-sampleM ā#'’@+ƒXresetdokayku³ž~ep*default 8saradc@ff100000rockchip,saradc'’ ā$UI[-saradcapb_pclk+W Xsaradc-apb ddisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiUAR-spiclkapb_pclkŸ  ¤txrx ā,*default8 !"#'’dokayec@0google,cros-ec-spi'®& ā*default8$Ė-ĘĄi2c-tunnelgoogle,cros-ec-i2c-tunnelŻsbs-battery@bsbs,sbs-battery' ļkeyboard-controllergoogle,cros-ec-keyb( ;DU;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiUBS-spiclkapb_pclkŸ ¤txrx ā-*default8%&'('’ ddisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiUCT-spiclkapb_pclkŸ¤txrx ā.*default8)*+,'’dokayb flash@0jedec,spi-norĖśš€'i2c@ff140000rockchip,rk3288-i2c'’ ā>-i2cUM*default8-dokayĀ€u2dtpm@20infineon,slb9645tt' ¤i2c@ff150000rockchip,rk3288-i2c'’ ā?-i2cUO*default8. ddisabledi2c@ff160000rockchip,rk3288-i2c'’ ā@-i2cUP*default8/dokayĀ€u2,ts3a227e@3b ti,ts3a227e';&0ā*default81¼‚Ÿtrackpad@15elan,ekth3000'& ā*default82Ē3Ņi2c@ff170000rockchip,rk3288-i2c'’ āA-i2cUQ*default84 ddisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā7ąźUMU-baudclkapb_pclkŸ¤txrx*default 8567dokaybluetooth*default 889:brcm,bcm43540-bt ÷;  ; ;,-ĘĄ6serial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā8ąźUNV-baudclkapb_pclkŸ¤txrx*default8<dokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart'’i ā9ąźUOW-baudclkapb_pclk*default8=dokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā:ąźUPX-baudclkapb_pclkŸ¤txrx*default8> ddisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart'’ ā;ąźUQY-baudclkapb_pclkŸ  ¤txrx*default8? ddisableddma-controller@ff250000arm,pl330arm,primecell'’%@āMXsUĀ -apb_pclk‚thermal-zonesreserve-thermalŠč ˆ®@cpu-thermalŠd ˆ®@tripscpu_alert0¾żčŹŠ"passive‚Acpu_alert1¾pŹŠ"passive‚Bcpu_crit¾_ŹŠ "criticalcooling-mapsmap0ÕA0Ś’’’’’’’’’’’’’’’’map1ÕB0Ś’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’’gpu-thermalŠd ˆ®@tripsgpu_alert0¾8€ŹŠ"passive‚Cgpu_crit¾_ŹŠ "criticalcooling-mapsmap0ÕC ŚD’’’’’’’’tsadc@ff280000rockchip,rk3288-tsadc'’( ā%UHZ-tsadcapb_pclk+Ÿ Xtsadc-apb*initdefaultsleep8EéFóEżG čHdokay7N‚@ethernet@ff290000rockchip,rk3288-gmac'’)āimacirqeth_wake_irqG8U—fgc˜Ä]M-stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac+B Xstmmaceth ddisabledusb@ff500000 generic-ehci'’P āUĀyH~usbdokayˆusb@ff520000 generic-ohci'’R ā)UĀyH~usb ddisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'’T āUĆ-otgžhostyI ~usb2-phy¦dokay½usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'’X āUĮ-otgžhostŌęõ€€@@ yJ ~usb2-phydokayzJ½usb@ff5c0000 generic-ehci'’\ āUÄ ddisableddma-controller@ff600000arm,pl330arm,primecell'’`@āMXsUĮ -apb_pclk ddisabledi2c@ff650000rockchip,rk3288-i2c'’e ā<-i2cUL*default8KdokayĀ€u2dpmic@1brockchip,rk808'Ņxin32kwifibt_32kin&0ā*default8L+ŅåLXdp|Mˆ” ­3ŗĒMÓM‚”regulatorsDCDC_REG1ąvdd_armļ q°- Eq‚ regulator-state-memZDCDC_REG2ąvdd_gpuļ 5-ŠEq‚ƒregulator-state-memZDCDC_REG3 ąvcc135_ddrļregulator-state-memsDCDC_REG4ąvcc_18ļw@-w@‚regulator-state-mems‹w@LDO_REG1 ąvcc33_ioļ2Z -2Z ‚3regulator-state-mems‹2Z LDO_REG3ąvdd_10ļB@-B@regulator-state-mems‹B@LDO_REG7ąvdd10_lcd_pwren_hļ&% -&% regulator-state-memZSWITCH_REG1 ąvcc33_lcdļ‚cregulator-state-memZLDO_REG6 ąvcc18_codecļw@-w@‚dregulator-state-memZLDO_REG4 ąvccio_sdw@-2Z ‚regulator-state-memZLDO_REG5 ąvcc33_sd2Z -2Z ‚regulator-state-memZLDO_REG8 ąvcc33_ccdļ2Z -2Z regulator-state-memZi2c@ff660000rockchip,rk3288-i2c'’f ā=-i2cUN*default8Ndokay† u2 max98090@10maxim,max98090'&Oā-mclkUq*default8P‚žpwm@ff680000rockchip,rk3288-pwm'’h§*default8QU_dokay‚„pwm@ff680010rockchip,rk3288-pwm'’h§*default8RU_dokay‚špwm@ff680020rockchip,rk3288-pwm'’h §*default8SU_ ddisabledpwm@ff680030rockchip,rk3288-pwm'’h0§*default8TU_ ddisabledsram@ff700000 mmio-sram'’p€»’p€smp-sram@0rockchip,rk3066-smp-sram'sram@ff720000#rockchip,rk3288-pmu-srammmio-sram'’rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd'’s‚power-controller!rockchip,rk3288-power-controller²‚hpower-domain@9' ČUŹĶČĢÅƾæŌÕÖŁŃŅchgfdehilkj$ĘUVWXYZ[\]²power-domain@11' UĻopĘ^_²power-domain@12' UŠÜĘ`²power-domain@13' UĄĘab²reboot-modesyscon-reboot-modeĶ”ŌRBĆąRBĆīRBĆ žRBĆsyscon@ff740000rockchip,rk3288-sgrfsyscon'’tclock-controller@ff760000rockchip,rk3288-cru'’vU -xin24mGå HŃŻjŅŽk$ #gø€ׄĶeį£šŃ€xhĄį£šŃ€xhĄ‚syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd'’w‚Gedp-phyrockchip,rk3288-dp-phyUh-24m ,dokay‚xio-domains"rockchip,rk3288-io-voltage-domaindokay 73 A L Z3 j3 xc „ d usbphyrockchip,rk3288-usb-phydokayusb-phy@320 ,' U]-phyclkå+… Xphy-reset‚Jusb-phy@334 ,'4U^-phyclkå+ˆ Xphy-reset‚Husb-phy@348 ,'HU_-phyclkå+‹ Xphy-reset‚Iwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt'’€Up āOdokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif'’‹ «UTŠ -mclkhclkŸe¤tx ā6*default8fG ddisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s'’‰ « ā5URĪ-i2s_clki2s_hclkŸee¤txrx*default8g ¼ ×dokay‚crypto@ff8a0000rockchip,rk3288-crypto'’Š@ ā0 UĒĶ}Į-aclkhclksclkapb_pclk+® Xcrypto-rstiommu@ff900800rockchip,iommu'’@ āUŹŌ -aclkiface ń ddisablediommu@ff914000rockchip,iommu '’‘@’‘P āUĶÕ -aclkiface ń ž ddisabledrga@ff920000rockchip,rk3288-rga'’’€ āUČÖj-aclkhclksclk h +ilm Xcoreaxiahbvop@ff930000rockchip,rk3288-vop '’“œ’“ āUžŃ-aclk_vopdclk_vophclk_vop h +def Xaxiahbdclk 'idokayport‚ endpoint@0' .j‚~endpoint@1' .k‚yendpoint@2' .l‚sendpoint@3' .m‚viommu@ff930300rockchip,iommu'’“ āUÅŃ -aclkiface h  ńdokay‚ivop@ff940000rockchip,rk3288-vop '’”œ’” āUĘæŅ-aclk_vopdclk_vophclk_vop h +°±² Xaxiahbdclk 'ndokayport‚ endpoint@0' .o‚endpoint@1' .p‚zendpoint@2' .q‚tendpoint@3' .r‚wiommu@ff940300rockchip,iommu'’” āUĘŅ -aclkiface h  ńdokay‚ndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi'’–@ āU~d -refpclk h G ddisabledportsport@0'endpoint@0' .s‚lendpoint@1' .t‚qport@1'lvds@ff96c000rockchip,rk3288-lvds'’–Ą@Ug -pclk_lvds*lcdc8u h G ddisabledportsport@0'endpoint@0' .v‚mendpoint@1' .w‚rport@1'dp@ff970000rockchip,rk3288-dp'’—@ ābh Uic-dppclkyx~dp h +oXdpGdokay >portsport@0'endpoint@0' .y‚kendpoint@1' .z‚pport@1'endpoint@0' .{‚©hdmi@ff980000rockchip,rk3288-dw-hdmi'’˜ź āgUhmn-iahbisfrcec h G «dokay*defaultunwedge8|é}‚ portsport@0'endpoint@0' .~‚jendpoint@1' .‚oport@1'video-codec@ff9a0000rockchip,rk3288-vpu'’šā   ivepuvdpuUŠÜ -aclkhclk '€ h iommu@ff9a0800rockchip,iommu'’š ā UŠÜ -aclkiface ń h ‚€video-codec@ff9c0000rockchip,rk3288-vdec'’œ@ ā  UĻŪop-axiahbcabaccore ĻŪop ׄõįį£į£ ' h iommu@ff9c0440rockchip,iommu '’œ@@’œ€@ āoUĻŪ -aclkiface ń h ‚gpu@ffa30000#rockchip,rk3288-maliarm,mali-t760'’£$ā ijobmmugpuUĄ2‚F h dokay Hƒ‚Dopp-table-1operating-points-v2‚‚opp-100000000•õįœ~šopp-200000000• ėĀœ~šopp-300000000•į£œB@opp-400000000•ׄœČąopp-600000000•#ĆFœŠqos@ffaa0000rockchip,rk3288-qossyscon'’Ŗ ‚aqos@ffaa0080rockchip,rk3288-qossyscon'’Ŗ€ ‚bqos@ffad0000rockchip,rk3288-qossyscon'’­ ‚Vqos@ffad0100rockchip,rk3288-qossyscon'’­ ‚Wqos@ffad0180rockchip,rk3288-qossyscon'’­€ ‚Xqos@ffad0400rockchip,rk3288-qossyscon'’­ ‚Yqos@ffad0480rockchip,rk3288-qossyscon'’­€ ‚Zqos@ffad0500rockchip,rk3288-qossyscon'’­ ‚Uqos@ffad0800rockchip,rk3288-qossyscon'’­ ‚[qos@ffad0880rockchip,rk3288-qossyscon'’­€ ‚\qos@ffad0900rockchip,rk3288-qossyscon'’­ ‚]qos@ffae0000rockchip,rk3288-qossyscon'’® ‚`qos@ffaf0000rockchip,rk3288-qossyscon'’Æ ‚^qos@ffaf0080rockchip,rk3288-qossyscon'’ƀ ‚_dma-controller@ffb20000arm,pl330arm,primecell'’²@āMXsUĮ -apb_pclk‚eefuse@ffb40000rockchip,rk3288-efuse'’“ Uq -pclk_efusecpu-id@7'cpu_leakage@17'interrupt-controller@ffc01000 arm,gic-400 T i@'’Ą’Ą ’Ą@ ’Ą`  ā ‚pinctrlrockchip,rk3288-pinctrlG»*defaultsleep8„…†‡鄅†ˆgpio@ff750000rockchip,gpio-bank'’u āQU@ z Š T iē –PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT‚0gpio@ff780000rockchip,gpio-bank'’x āRUA z Š T igpio@ff790000rockchip,gpio-bank'’y āSUB z Š T iZ –CONFIG0CONFIG1CONFIG2CONFIG3PWRLIMIT#_CPUEMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN‚“gpio@ff7a0000rockchip,gpio-bank'’z āTUC z Š T i‚ –FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank'’{ āUUD z Š T i³ –UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE‚;gpio@ff7c0000rockchip,gpio-bank'’| āVUE z Š T iA –SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN‚˜gpio@ff7d0000rockchip,gpio-bank'’} āWUF z Š T i° –I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD‚Ogpio@ff7e0000rockchip,gpio-bank'’~ āXUG z Š T iß –LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVS_OKEDP_HOTPLUGDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD‚ gpio@ff7f0000rockchip,gpio-bank'’ āYUH z Š T i^ –RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ¦‰hdmi-cec-c7 ¦‰hdmi-ddc ¦‰‰‚|hdmi-ddc-unwedge ¦Š‰‚}vcc50-hdmi-en ¦‰‚™pcfg-output-low “‚Špcfg-pull-up æ‚‹pcfg-pull-down Ģ‚pcfg-pull-none Ū‚‰pcfg-pull-none-12ma Ū č ‚suspendglobal-pwroff ¦‰‚†ddrio-pwroff ¦‰‚…ddr0-retention ¦‹‚„ddr1-retention ¦‹suspend-l-wake ¦Š‚‡suspend-l-sleep ¦Œ‚ˆedpedp-hpd ¦ i2c0i2c0-xfer ¦‰‰‚Ki2c1i2c1-xfer ¦‰‰‚-i2c2i2c2-xfer ¦ ‰ ‰‚Ni2c3i2c3-xfer ¦‰‰‚.i2c4i2c4-xfer ¦‰‰‚/i2c5i2c5-xfer ¦‰‰‚4i2s0i2s0-bus` ¦‰‰‰‰‰‰‚glcdclcdc-ctl@ ¦‰‰‰‰‚usdmmcsdmmc-clk ¦Ž‚sdmmc-cmd ¦Ž‚sdmmc-cd ¦‹sdmmc-bus1 ¦‹sdmmc-bus4@ ¦ŽŽŽŽ‚sdmmc-cd-disabled ¦‰‚sdmmc-cd-pin ¦‰‚sdio0sdio0-bus1 ¦‹sdio0-bus4@ ¦ŽŽŽŽ‚sdio0-cmd ¦Ž‚sdio0-clk ¦Ž‚sdio0-cd ¦‹sdio0-wp ¦‹sdio0-pwr ¦‹sdio0-bkpwr ¦‹sdio0-int ¦‹wifienable-h ¦‰‚•bt-enable-l ¦‰‚9bt-host-wake ¦bt-host-wake-l ¦‰‚8bt-dev-wake-sleep ¦Šbt-dev-wake-awake ¦Œbt-dev-wake ¦‰‚:sdio1sdio1-bus1 ¦‹sdio1-bus4@ ¦‹‹‹‹sdio1-cd ¦‹sdio1-wp ¦‹sdio1-bkpwr ¦‹sdio1-int ¦‹sdio1-cmd ¦‹sdio1-clk ¦‰sdio1-pwr ¦ ‹emmcemmc-clk ¦Ž‚emmc-cmd ¦Ž‚emmc-pwr ¦ ‹emmc-bus1 ¦‹emmc-bus4@ ¦‹‹‹‹emmc-bus8€ ¦ŽŽŽŽŽŽŽŽ‚emmc-reset ¦ ‰‚’spi0spi0-clk ¦ ‹‚ spi0-cs0 ¦ ‹‚#spi0-tx ¦‹‚!spi0-rx ¦‹‚"spi0-cs1 ¦‹spi1spi1-clk ¦ ‹‚%spi1-cs0 ¦ ‹‚(spi1-rx ¦‹‚'spi1-tx ¦‹‚&spi2spi2-cs1 ¦‹spi2-clk ¦‹‚)spi2-cs0 ¦‹‚,spi2-rx ¦‹‚+spi2-tx ¦ ‹‚*uart0uart0-xfer ¦‹‰‚5uart0-cts ¦‹‚6uart0-rts ¦‰‚7uart1uart1-xfer ¦‹ ‰‚<uart1-cts ¦ ‹uart1-rts ¦ ‰uart2uart2-xfer ¦‹‰‚=uart3uart3-xfer ¦‹‰‚>uart3-cts ¦ ‹uart3-rts ¦ ‰uart4uart4-xfer ¦‹‰‚?uart4-cts ¦ ‹uart4-rts ¦ ‰tsadcotp-pin ¦ ‰‚Eotp-out ¦ ‰‚Fpwm0pwm0-pin ¦‰‚Qpwm1pwm1-pin ¦‰‚Rpwm2pwm2-pin ¦‰‚Spwm3pwm3-pin ¦‰‚Tgmacrgmii-pins𠦉‰‰‰‰‰‰ ‰‰rmii-pins  ¦‰‰‰‰‰‰‰‰‰‰spdifspdif-tx ¦ ‰‚fpcfg-pull-none-drv-8ma Ū č‚Žpcfg-pull-up-drv-8ma æ čpcfg-output-high ÷‚Œbuttonspwr-key-l ¦‹‚ap-lid-int-l ¦‹‚«pmicpmic-int-l ¦‹‚Ldvs-1 ¦ dvs-2 ¦rebootap-warm-reset-h ¦ ‰‚‘recovery-switchrec-mode-l ¦ ‹tpmtpm-int-h ¦‰write-protectfw-wp-ap ¦‰codechp-det ¦‹‚œint-codec ¦‚Pmic-det ¦ ‹‚›headsetts3a227e-int-l ¦‹‚1backlightbl_pwr_en ¦ ‰‚”bl-en ¦‰‚¤lcdlcd-en ¦‰‚¢avdd-1v8-disp-en ¦ ‰‚£chargerac-present-ap ¦‹‚Ŗcros-ecec-int ¦‰‚$trackpadtrackpad-int ¦‹‚2usb-hosthost1-pwr-en ¦ ‰‚¬usbotg-pwren-h ¦ ‰‚­buck-5vdrv-5v ¦‰‚—chosen serial2:115200n8memorymemory'€power-button gpio-keys*default8key-power Power ­0 t dŅgpio-restart gpio-restart ­0 *default8‘ 2Čemmc-pwrseqmmc-pwrseq-emmc8’*default ;“ ‚sdio-pwrseqmmc-pwrseq-simpleU” -ext_clock*default8• ;;‚regulator-vcc-5vregulator-fixedąvcc_5vļLK@-LK@ G– R e *default8—‚Mregulator-vcc33-sysregulator-fixed ąvcc33_sysļ2Z -2Z  G–‚regulator-vcc50-hdmiregulator-fixed ąvcc50_hdmiļ GM R e˜*default8™regulator-vdd-logicpwm-regulator ąvdd_logic jšŹ o z{ Ž”ļ~š-™pE sound!rockchip,rockchip-audio-max98090*default8›œ ”VEYRON-I2S ° Ȟ ŻO óO  Ÿ ! regulator-backlightregulator-fixed R e“ *default8”ąbacklight_regulator G 5:˜‚¦regulator-panelregulator-fixed R e *default8¢ąpanel_regulator G‚§vcc18-lcdregulator-fixed R e“ *default8£ ąvcc18_lcdļ Gbacklightpwm-backlight F’ X’ o€ ˆ *default8¤ j„B@ •  Ŗ  »¦‚Øpanelinnolux,n116bgedokay »§ ČØpanel-timingĀl÷ ŅV ڈ ē< ó ż     +  5portsportendpoint .©‚{gpio-charger gpio-charger Bmains ­0*default8Ŗlid-switch gpio-keys*default8«switch-lid Lid ­0Ņ  O regulator-vccsysregulator-fixedąvccsysļ‚–regulator-vcc5-host1regulator-fixed R e0 *default8¬ ąvcc5_host1ļregulator-vcc5v-otgregulator-fixed R e0 *default8­ ąvcc5_host2ļ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type