8 ( google,veyron-tiger-rev8google,veyron-tiger-rev7google,veyron-tiger-rev6google,veyron-tiger-rev5google,veyron-tiger-rev4google,veyron-tiger-rev3google,veyron-tiger-rev2google,veyron-tiger-rev1google,veyron-tiger-rev0google,veyron-tigergoogle,veyronrockchip,rk3288& 7Google Tigeraliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000/i2c@ff140000/i2c@ff660000/i2c@ff150000/i2c@ff160000/i2c@ff170000/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12 ';JQrk wcpu@501cpuarm,cortex-a12 ';JQrwcpu@502cpuarm,cortex-a12 ';JQrwcpu@503cpuarm,cortex-a12 ';JQrwopp-table-0operating-points-v2wopp-126000000 @opp-216000000  opp-408000000Q opp-600000000#F opp-696000000)|~opp-8160000000,B@opp-1008000000<opp-1200000000Gopp-1416000000TfrOopp-1512000000ZJopp-1608000000_" opp-1704000000epopp-1800000000kI\reserved-memorydma-unusable@fe000000oscillator fixed-clockn6xin24mw timerarm,armv7-timer0   n6 timer@ff810000rockchip,rk3288-timer  H Ja  "pclktimerdisplay-subsystemrockchip,display-subsystem. mmc@ff0c0000rockchip,rk3288-dw-mshc4р JDrv"biuciuciu-driveciu-sampleB  @ Mreset Ydisabledmmc@ff0d0000rockchip,rk3288-dw-mshc4р JEsw"biuciuciu-driveciu-sampleB ! @ MresetYokay`j{ default btmrvl@2marvell,sd8897-bt& defaultmmc@ff0e0000rockchip,rk3288-dw-mshc4р JFtx"biuciuciu-driveciu-sampleB "@ Mreset Ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshc4р JGuy"biuciuciu-driveciu-sampleB #@ MresetYokay`0B`kdefault saradc@ff100000rockchip,saradc $zJI["saradcapb_pclk W Msaradc-apb Ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiJAR"spiclkapb_pclk  txrx ,default Ydisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiJBS"spiclkapb_pclk txrx -default ! Ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiJCT"spiclkapb_pclktxrx .default"#$%Yokay flash@0jedec,spi-nori2c@ff140000rockchip,rk3288-i2c >"i2cJMdefault&Yokay2dtpm@20infineon,slb9645tt i2c@ff150000rockchip,rk3288-i2c ?"i2cJOdefault'Yokay2,touchscreen@10elan,ekth3500&(default)* (+ +-i2c@ff160000rockchip,rk3288-i2c @"i2cJPdefault,Yokay2,ts3a227e@3b ti,ts3a227e;&-default.;wi2c@ff170000rockchip,rk3288-i2c A"i2cJQdefault/ Ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7FPJMU"baudclkapb_pclktxrxdefault 012Yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8FPJNV"baudclkapb_pclktxrxdefault3Yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9FPJOW"baudclkapb_pclkdefault4Yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :FPJPX"baudclkapb_pclktxrxdefault5 Ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;FPJQY"baudclkapb_pclk  txrxdefault6 Ydisableddma-controller@ff250000arm,pl330arm,primecell%@]hJ "apb_pclkwthermal-zonesreserve-thermal7cpu-thermald7tripscpu_alert0ppassivew8cpu_alert1$passivew9cpu_crit criticalcooling-mapsmap080map190gpu-thermald7tripsgpu_alert04passivew:gpu_crit criticalcooling-mapsmap0: ;tsadc@ff280000rockchip,rk3288-tsadc( %JHZ"tsadcapb_pclk  Mtsadc-apbinitdefaultsleep<=< #>0HYokayG^w7ethernet@ff290000rockchip,rk3288-gmac)ymacirqeth_wake_irq#>8Jfgc]M"stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B MstmmacethYokay?input@rgmiiAdefaultBCDE0  'u0-mdio0snps,dwmac-mdioethernet-phy@1w@usb@ff500000 generic-ehciP J)F.usbYokay8usb@ff520000 generic-ohciR )J)F.usb Ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T J"otgNhost)G .usb2-phyVYokaymusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X J"otgNhost@@ )H .usb2-phyYokayzHmusb@ff5c0000 generic-ehci\ J Ydisableddma-controller@ff600000arm,pl330arm,primecell`@]hJ "apb_pclk Ydisabledi2c@ff650000rockchip,rk3288-i2ce <"i2cJLdefaultIYokay2dpmic@1brockchip,rk808xin32kwifibt_32kin&-default JKL-)6+CPM MZNwregulatorsDCDC_REG1gvdd_armv q qw regulator-state-memDCDC_REG2gvdd_gpuv 5qwregulator-state-memDCDC_REG3 gvcc135_ddrvregulator-state-memDCDC_REG4gvcc_18vw@w@wregulator-state-memw@LDO_REG3gvdd_10vB@B@regulator-state-memB@LDO_REG7 gvdd10_lcdvB@B@regulator-state-memSWITCH_REG1 gvcc33_lcdvwdregulator-state-memLDO_REG6 gvcc18_codecvw@w@weregulator-state-memLDO_REG2vw@w@ gvdd18_lcdtregulator-state-memLDO_REG8v2Z2Z gvcc33_ccdregulator-state-memSWITCH_REG2 gvcc33_lanwAi2c@ff660000rockchip,rk3288-i2cf ="i2cJNdefaultOYokay2 max98090@10maxim,max98090&P"mclkJqdefaultQwpwm@ff680000rockchip,rk3288-pwmh.defaultRJ_Yokaywpwm@ff680010rockchip,rk3288-pwmh.defaultSJ_Yokaywpwm@ff680020rockchip,rk3288-pwmh .defaultTJ_ Ydisabledpwm@ff680030rockchip,rk3288-pwmh0.defaultUJ_ Ydisabledsram@ff700000 mmio-sramppsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdswpower-controller!rockchip,rk3288-power-controller9wipower-domain@9 Jchgfdehilkj$MVWXYZ[\]^9power-domain@11 JopM_`9power-domain@12 JMa9power-domain@13 JMbc9reboot-modesyscon-reboot-modeT[RBgRBuRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvJ "xin24m#>Hjk$#gׄeрxhрxhwsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdww>edp-phyrockchip,rk3288-dp-phyJh"24mYokaywyio-domains"rockchip,rk3288-io-voltage-domainYokay+++d  eusbphyrockchip,rk3288-usb-phyYokayusb-phy@320 J]"phyclk  Mphy-resetwHusb-phy@3344J^"phyclk  Mphy-resetwFusb-phy@348HJ_"phyclk  Mphy-resetwGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtJp OYokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif $JT "mclkhclkftx 6defaultg#> Ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s $ 5JR"i2s_clki2s_hclkfftxrxdefaulth 5 PYokaywcrypto@ff8a0000rockchip,rk3288-crypto@ 0 J}"aclkhclksclkapb_pclk  Mcrypto-rstiommu@ff900800rockchip,iommu@ J "aclkiface j Ydisablediommu@ff914000rockchip,iommu @P J "aclkiface j w Ydisabledrga@ff920000rockchip,rk3288-rga Jj"aclkhclksclk i  ilm Mcoreaxiahbvop@ff930000rockchip,rk3288-vop  J"aclk_vopdclk_vophclk_vop i  def Maxiahbdclk jYokayportw endpoint@0 kwendpoint@1 lw{endpoint@2 mwtendpoint@3 nwwiommu@ff930300rockchip,iommu J "aclkiface i  jYokaywjvop@ff940000rockchip,rk3288-vop  J"aclk_vopdclk_vophclk_vop i   Maxiahbdclk oYokayportw endpoint@0 pwendpoint@1 qw|endpoint@2 rwuendpoint@3 swxiommu@ff940300rockchip,iommu J "aclkiface i  jYokaywodsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ J~d "refpclk i #> Ydisabledportsport@0endpoint@0 twmendpoint@1 uwrport@1lvds@ff96c000rockchip,rk3288-lvds@Jg "pclk_lvdslcdcv i #> Ydisabledportsport@0endpoint@0 wwnendpoint@1 xwsport@1dp@ff970000rockchip,rk3288-dp@ bh Jic"dppclk)y.dp i  oMdp#>Yokaydefaultzportsport@0endpoint@0 {wlendpoint@1 |wqport@1endpoint@0 }whdmi@ff980000rockchip,rk3288-dw-hdmiP gJhmn"iahbisfrcec i #> $Yokaydefaultunwedge~wportsport@0endpoint@0 wkendpoint@1 wpport@1video-codec@ff9a0000rockchip,rk3288-vpu   yvepuvdpuJ "aclkhclk  i iommu@ff9a0800rockchip,iommu J "aclkiface j i wvideo-codec@ff9c0000rockchip,rk3288-vdec@  Jop"axiahbcabaccore opׄ  i iommu@ff9c0440rockchip,iommu @@@ oJ "aclkiface j i wgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760$ yjobmmugpuJ'; i Yokay w;opp-table-1operating-points-v2wopp-100000000~opp-200000000 ~opp-300000000B@opp-400000000ׄopp-600000000#Fqos@ffaa0000rockchip,rk3288-qossyscon wbqos@ffaa0080rockchip,rk3288-qossyscon wcqos@ffad0000rockchip,rk3288-qossyscon wWqos@ffad0100rockchip,rk3288-qossyscon wXqos@ffad0180rockchip,rk3288-qossyscon wYqos@ffad0400rockchip,rk3288-qossyscon wZqos@ffad0480rockchip,rk3288-qossyscon w[qos@ffad0500rockchip,rk3288-qossyscon wVqos@ffad0800rockchip,rk3288-qossyscon w\qos@ffad0880rockchip,rk3288-qossyscon w]qos@ffad0900rockchip,rk3288-qossyscon w^qos@ffae0000rockchip,rk3288-qossyscon waqos@ffaf0000rockchip,rk3288-qossyscon w_qos@ffaf0080rockchip,rk3288-qossyscon w`dma-controller@ffb20000arm,pl330arm,primecell@]hJ "apb_pclkwfefuse@ffb40000rockchip,rk3288-efuse Jq "pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400  @ @ `   wpinctrlrockchip,rk3288-pinctrl#>defaultsleepgpio@ff750000rockchip,gpio-banku QJ@     PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INTw-gpio@ff780000rockchip,gpio-bankx RJA    gpio@ff790000rockchip,gpio-banky SJB    i CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPw(gpio@ff7a0000rockchip,gpio-bankz TJC     FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio@ff7b0000rockchip,gpio-bank{ UJD     MAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEwgpio@ff7c0000rockchip,gpio-bank| VJE     USB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_ENwgpio@ff7d0000rockchip,gpio-bank} WJF     I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELwPgpio@ff7e0000rockchip,gpio-bank~ XJG     LCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDwMgpio@ff7f0000rockchip,gpio-bank YJH    ^ RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 hdmi-cec-c7 hdmi-ddc w~hdmi-ddc-unwedge wvcc50-hdmi-en wpcfg-output-low #wpcfg-pull-up .wpcfg-pull-down ;wpcfg-pull-none Jwpcfg-pull-none-12ma J W wsuspendglobal-pwroff wddrio-pwroff wddr0-retention wddr1-retention edpedp-hpd  wzi2c0i2c0-xfer wIi2c1i2c1-xfer w&i2c2i2c2-xfer   wOi2c3i2c3-xfer w'i2c4i2c4-xfer w,i2c5i2c5-xfer w/i2s0i2s0-bus` whlcdclcdc-ctl@ wvsdmmcsdmmc-clk sdmmc-cmd sdmmc-cd sdmmc-bus1 sdmmc-bus4@ sdio0sdio0-bus1 sdio0-bus4@ wsdio0-cmd wsdio0-clk wsdio0-cd sdio0-wp sdio0-pwr sdio0-bkpwr sdio0-int wifienable-h wbt-enable-l bt-host-wake bt-host-wake-l wbt-dev-wake-sleep wbt-dev-wake-awake wbt-dev-wake sdio1sdio1-bus1 sdio1-bus4@ sdio1-cd sdio1-wp sdio1-bkpwr sdio1-int sdio1-cmd sdio1-clk sdio1-pwr  emmcemmc-clk wemmc-cmd wemmc-pwr  emmc-bus1 emmc-bus4@ emmc-bus8 wemmc-reset  wspi0spi0-clk  wspi0-cs0  wspi0-tx wspi0-rx wspi0-cs1 spi1spi1-clk  wspi1-cs0  w!spi1-rx w spi1-tx wspi2spi2-cs1 spi2-clk w"spi2-cs0 w%spi2-rx w$spi2-tx  w#uart0uart0-xfer w0uart0-cts w1uart0-rts w2uart1uart1-xfer  w3uart1-cts  uart1-rts  uart2uart2-xfer w4uart3uart3-xfer w5uart3-cts  uart3-rts  uart4uart4-xfer w6uart4-cts  uart4-rts  tsadcotp-pin  w<otp-out  w=pwm0pwm0-pin wRpwm1pwm1-pin wSpwm2pwm2-pin wTpwm3pwm3-pin wUgmacrgmii-pins  wBrmii-pins phy-rst wCphy-pmeb wDphy-int wEspdifspdif-tx  wgpcfg-pull-none-drv-8ma J Wwpcfg-pull-up-drv-8ma . Wpcfg-output-high fwbuttonspwr-key-l wpmicpmic-int-l wJdvs-1  wKdvs-2 wLrebootap-warm-reset-h  wrecovery-switchrec-mode-l  tpmtpm-int-h write-protectfw-wp-ap codechp-det wint-codec wQmic-det  wheadsetts3a227e-int-l w.buck-5vdrv-5v wledspwr-led1-on wpwr-led1-blink wusb-bc12usb-otg-ilim-sel wusb-usb-ilim-sel wusb-hosthub_usb1_pwr_en whub_usb2_pwr_en wusb_otg_pwr_en  wbacklightbl_pwr_en  wbl-en wlcdlcd-en wtouchscreentouch-int w)touch-rst w*chosen rserial2:115200n8memorymemorypower-button gpio-keysdefaultkey-power ~Power  - t d-gpio-restart gpio-restart  - default emmc-pwrseqmmc-pwrseq-emmcdefault ( wsdio-pwrseqmmc-pwrseq-simpleJ "ext_clockdefault w regulator-vcc-5vregulator-fixedgvcc_5vvLK@LK@  MdefaultwNregulator-vcc33-sysregulator-fixed gvcc33_sysv2Z2Zwregulator-vcc50-hdmiregulator-fixed gvcc50_hdmiv N  defaultregulator-vdd-logicpwm-regulator gvdd_logic   { v~psound!rockchip,rockchip-audio-max98090default VEYRON-I2S  & ;P QP  h regulator-vccsysregulator-fixedgvccsysvwregulator-vcc33-ioregulator-fixedv gvcc33_iow+regulator-vcc5-host1regulator-fixed  default gvcc5_host1vregulator-vcc5-host2regulator-fixed  default gvcc5_host2vregulator-vcc5v-otgregulator-fixed  - default gvcc5_otgvexternal-gmac-clock fixed-clocksY@ ext_gmacw?regulator-backlightregulator-fixed  ( defaultgbacklight_regulator  :wregulator-panelregulator-fixed  Mdefaultgpanel_regulator wbacklightpwm-backlight    Mdefault B@    wpanelauo,b101ean01Yokay  &panel-timing@ 0 8 E Q  [  c p |portsportendpoint w} #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplywakeup-sourceti,micbiasreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-len